Microchip Technology MT93L16AQ1
- Part No.:
- MT93L16AQ1
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 36-BSOP (0.295", 7.50mm Width)
- Datasheet:
-
MT93L16AQ1.pdf
- Description:
- IC TELECOM INTERFACE 36QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,597
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MT93L16AQ1 from Zarlink Semiconductor is a dual-path acoustic and line echo canceller IC designed for analog hands-free voice communication systems. It integrates an 112 ms acoustic echo canceller and a 16 ms line echo canceller, supports ITU-T G.711 µ/A-Law or linear 2's complement PCM formats, operates from 2.7 V to 3.6 V, and delivers full-duplex speech without switched loss in automotive speakerphone applications.
For engineers reviewing the MT93L16AQ1 datasheet, MT93L16AQ1 pinout, MT93L16AQ1 application, or MT93L16AQ1 equivalent, this device is selected for its double-talk–stable adaptive filtering, 20 MHz master clock operation, 5 V-tolerant inputs, ST-BUS/GCI/SSI interface flexibility, and integrated howling prevention-key criteria for robust AEC deployment in noise-prone environments.
Technical Context
The MT93L16AQ1 implements two independent adaptive filter paths: one optimized for 112 ms acoustic echo tail cancellation (e.g., speaker-to-microphone path in car kits), and another for 16 ms line echo cancellation (e.g., PSTN or VoIP network return loss). Its convergence algorithm remains stable during double-talk, with real-time tracking of echo path changes enabled by NBSD and ADV-NLP modules.
It supports three PCM interface modes-ST-BUS (active-low frame pulse), GCI (active-high frame pulse), and SSI (enable-strobe–driven)-with automatic detection via F0i pin state. Each port (PORT1/Rin-Sout and PORT2/Sin-Rout) can operate in different PCM format and bit-width configurations simultaneously, controlled by LAW, FORMAT, ENA1/ENA2, and MD1/MD2 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Acoustic Echo Cancellation | 112 ms tail length - sufficient to cancel reverberant echo in typical office or vehicle cabin environments (reverberation time < 112 ms). |
| Line Echo Cancellation | 16 ms tail length - targets standard telephony line echo return loss (ERL) up to 0 dB with high ERLE performance. |
| PCM Data Rate | 128 kbit/s to 4096 kbit/s - supports narrowband (8 kHz sampling) through wideband (32 kHz) voice channels with flexible timeslot allocation. |
| Supply Voltage | 2.7 V to 3.6 V - compatible with 3.3 V system rails; 5 V-tolerant digital inputs enable direct interfacing with legacy 5 V controllers. |
| Master Clock | 20 MHz nominal - asynchronous to 8 kHz frame clock, enabling flexible system clock domain partitioning. |
| Operating Temperature | −40°C to +85°C - qualified for automotive cabin and industrial embedded environments per ordering code suffix. |
| Interface Support | ST-BUS, GCI, or variable-rate SSI - selectable via F0i pin; dual-port independence allows mixed-law (µ-Law + linear) operation. |
Pinout & Package
MT93L16AQ1 is housed in a 36-pin QSOP package (Pb-free matte tin finish), with 28 functional pins, 6 NC pins, and 2 internal connection (IC) pins tied to VSS. Pin assignments are validated per Zarlink MT93L16 datasheet Rev. October 2006, Figure 2 and Pin Description tables.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENA1 | SSI Enable Strobe / ST-BUS/GCI Mode Select (PORT1) | Active-high 8/16-bit strobe for Rin/Sout; in ST-BUS/GCI mode, works with MD1 to select timeslot (0, 2, or dual-slot) on PORT1. |
| MD1 | ST-BUS/GCI Mode Control (PORT1) | Configures PORT1 timeslot mapping with ENA1; must be tied to VSS in SSI mode. |
| Rin | Receive PCM Input (Line Side) | 128–4096 kbit/s serial PCM input from network side; accepts µ/A-Law or linear 2's complement data. |
| Sin | Send PCM Input (Acoustic Side) | 128–4096 kbit/s serial PCM input from microphone; format independently configurable from Rin. |
| Sout | Send PCM Output (Post-AEC) | Processed output after acoustic echo cancellation and ADV-NLP; preserves background noise integrity without gating artifacts. |
| Rout | Receive PCM Output (Post-LEC) | Processed output after line echo cancellation, AGC, and user gain control; includes limiter to prevent clipping. |
| LAW / FORMAT | PCM Coding Law & Format Select | LAW=0→µ-Law; LAW=1→A-Law; FORMAT=0→sign-magnitude; FORMAT=1→ITU-T G.711 - applies to both ports. |
| RESET | Active-Low Reset / Power-Down | Holding low halts all clocks and tristates Sout/Rout/DATA1; requires ≥200 ms low pulse post-power-up for reliable initialization. |
Key Features
| Feature | Design Value |
|---|---|
| Double-talk–stable adaptation | Converges continuously during simultaneous far-end/near-end speech - eliminates need for muting or gain switching that degrades perceived audio quality. |
| Advanced Non-Linear Processor (ADV-NLP) | Removes residual echo without audible "noise gating"; maintains constant background noise floor identical to original signal. |
| Howling prevention | Detects incipient oscillation from acoustic feedback loops and applies corrective gain reduction before uncontrolled howling occurs. |
| Narrow-band signal detector (NBSD) | Halts adaptive filter updates during DTMF or tone bursts to prevent divergence - critical for interoperability with signaling protocols. |
| User gain control | −24 dB to +21 dB in 3 dB steps on speaker path (Rout); placed between AEC and LEC so gain changes require no reconvergence. |
Applications
| Automotive Hands-Free Kits | Digital Speakerphones |
|---|---|
|
Use Scenario: Integrated into OEM or aftermarket car kits where loudspeaker and microphone share confined cabin space with high ambient noise. IC Role / Device Role / Timing Role: Performs real-time acoustic echo cancellation (112 ms) and line echo cancellation (16 ms) while maintaining full-duplex clarity under double-talk conditions. Use Value: Enables natural conversation without speaker muting or voice cut-off, meeting automotive-grade −40°C to +85°C and EMI-resilient operation requirements. |
Use Scenario: Embedded in desktop or conference-room speakerphones connecting to VoIP/PSTN gateways via PCM interfaces. IC Role / Device Role / Timing Role: Acts as dual-path echo canceller with ST-BUS/GCI/SSI interface auto-detection and independent port formatting (e.g., µ-Law on PORT1, linear on PORT2). Use Value: Eliminates need for external codecs or discrete echo suppression ICs, reducing BOM count and PCB footprint in compact designs. |
| Video Conferencing Systems | Home Security Intercoms |
|
Use Scenario: Used in HD video conferencing units requiring clear bidirectional audio over IP networks with variable latency and packet loss. IC Role / Device Role / Timing Role: Provides adaptive echo cancellation with fast re-convergence to track dynamic echo path changes caused by room acoustics or participant movement. Use Value: Delivers consistent echo return loss enhancement (ERLE) >35 dB even during motion or environmental shifts, improving intelligibility. |
Use Scenario: Deployed in wired/wireless intercom panels at building entrances where background noise and long cable runs induce line echo. IC Role / Device Role / Timing Role: Cancels both acoustic echo (from local speaker/mic coupling) and line echo (from twisted-pair or coaxial cabling) in a single chip. Use Value: Supports reliable hands-free operation without manual gain adjustment, leveraging AGC and offset nulling to handle DC drift and level mismatches. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar echo canceller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ZL38002 | Single-channel AEC with integrated noise reduction; no line echo canceller; 48-pin TQFP only. | Targeted at digital hands-free systems with onboard codec; lacks dual-path architecture and PORT2 flexibility of MT93L16AQ1. | Select ZL38002 only when noise reduction is prioritized over line echo handling and board space permits larger TQFP. |
| MT93L16AF | Identical functionality and register map; differs only in 48-pin TQFP package and tube packaging - no electrical or timing variation. | Same automotive and telecom applications; chosen when thermal dissipation or routing density favors TQFP over QSOP. | MT93L16AF is a direct package alternative - no firmware or layout change required if mechanical constraints allow. |
Compared with ZL38002, MT93L16AQ1 provides dual-path echo cancellation essential for hybrid analog/digital systems, while MT93L16AF offers identical signal processing in a physically larger but thermally advantageous package - making MT93L16AQ1 optimal for space-constrained QSOP layouts requiring full AEC+LEC capability.
Availability
MT93L16AQ1 is available at Aetrix Electronics and suitable for automotive hands-free kits, digital speakerphones, video conferencing terminals, and home security intercoms requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MT93L16AQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Zarlink Semiconductor was a fabless semiconductor company specializing in analog, mixed-signal, and communications ICs, acquired by Microsemi in 2011. It pioneered high-performance echo cancellation and timing solutions for voice infrastructure.
The MT93L16AQ1 belongs to Zarlink's AEC for Analog Hands-Free Communication product line, engineered specifically to replace discrete echo suppression circuits in cost-sensitive, noise-immune automotive and telephony applications.
FAQ
What is the primary function of the MT93L16AQ1?
The MT93L16AQ1 is a dual-path echo canceller IC integrating an 112 ms acoustic echo canceller and a 16 ms line echo canceller. It processes PCM audio streams on two independent ports (PORT1 and PORT2), supporting full-duplex voice communication without switched loss. Its core function is to eliminate acoustic and line echo in analog hands-free systems such as automotive kits and speakerphones - a role confirmed in the MT93L16 datasheet Section 1 and Functional Description.
Does the MT93L16AQ1 support both µ-Law and A-Law PCM formats?
Yes, the MT93L16AQ1 supports both µ-Law and A-Law companding via the LAW pin: low = µ-Law, high = A-Law. This selection applies to both PORT1 (Rin/Sout) and PORT2 (Sin/Rout). The FORMAT pin further selects between sign-magnitude and ITU-T G.711 coding. These controls are documented in Table 5 and Pin Description section of the MT93L16 datasheet, confirming format flexibility per port.
What interface standards does the MT93L16AQ1 support?
The MT93L16AQ1 supports ST-BUS, GCI, and variable-rate SSI PCM interfaces - automatically detected via the F0i pin state. ST-BUS uses active-low frame pulses; GCI uses active-high; SSI uses ENA1/ENA2 strobes. All three are explicitly listed in the Features section and detailed in Figures 3–7 and Sections 9–12 of the MT93L16 datasheet, with timing diagrams validating interoperability.
Is the MT93L16AQ1 suitable for automotive applications?
Yes, the MT93L16AQ1 is qualified for automotive use: the "Q1" suffix denotes Pb-free matte tin finish and operation from −40°C to +85°C, matching AEC-Q100 ambient temperature requirements. Its features - double-talk stability, howling prevention, and NBSD - are explicitly cited for "Hands-free in automobile environment" in the Applications section of the MT93L16 datasheet.
How does the MT93L16AQ1 handle power-down and reset?
The MT93L16AQ1 uses an active-low RESET pin: holding it low halts all internal clocks and tristates Sout, Rout, and DATA1. After power-up, RESET must be held low for ≥200 ms, then released; the device requires 8 full 8 kHz frames before register access. This sequence is specified in Section 8 ("Power Down / Reset") and verified in the MT93L16 datasheet timing requirements.
MT93L16AQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 36-BSOP (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Echo Cancellation
- Interface:
- Serial
- Number of Circuits:
- 1
- Voltage - Supply:
- 2.7V ~ 3.6V
- Current - Supply:
- 3µA
- Power (Watts):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QSOP
MT93L16AQ1 FAQ
1.How can I place an order for MT93L16AQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for MT93L16AQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MT93L16AQ1 reliable?
The price and inventory of MT93L16AQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MT93L16AQ1 is usually 5 days.
3.What payment methods are accepted for MT93L16AQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MT93L16AQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MT93L16AQ1?
MT93L16AQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MT93L16AQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MT93L16AQ1?
For technical support, including MT93L16AQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MT93L16AQ1 requirements.
6.How does Aetrix verify that MT93L16AQ1 is sourced from the original manufacturer or authorized distributors?
All MT93L16AQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MT93L16AQ1 meets industry standards.
7.What is the process for return or replacement of MT93L16AQ1?
All MT93L16AQ1 units undergo pre-shipment inspection (PSI). If there is an issue with MT93L16AQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MT93L16AQ1 part is unused and in its original packaging.
Return procedure for MT93L16AQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MT93L16AQ1 Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
