Analog Devices Inc./Maxim Integrated MX7575KEWN+
- Part No.:
- MX7575KEWN+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 18-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MX7575KEWN+.pdf
- Description:
- IC ADC 8BIT SAR 18SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MX7575KEWN+ from Maxim Integrated is an 8-bit, microprocessor-compatible analog-to-digital converter (ADC) with on-chip track/hold, 5µs conversion time, ±1LSB total unadjusted error, and 50kHz full-power signal bandwidth. It operates from a single +5V supply with a 1.23V external reference and interfaces directly to 8-bit µP data buses via CS, RD, and BUSY control signals for high-speed data acquisition systems.
For engineers reviewing the MX7575KEWN+ datasheet, MX7575KEWN+ pinout, MX7575KEWN+ application, or MX7575KEWN+ equivalent, key selection considerations include its 5µs conversion speed, built-in track/hold for accurate 50kHz signal acquisition, 100ns data-access time, three-state latched outputs, and compatibility with 8085A, Z-80, 6502, and TMS32010 processors in slow-memory or ROM interface modes.
Technical Context
The MX7575KEWN+ uses successive-approximation architecture with internal DAC and comparator, sampling the analog input once at the start of conversion and holding it on the third falling clock edge after CS/RD assertion. Its track/hold circuit supports 386mV/µs slew rate and settles to ±1/4LSB in 7ns.
Control logic supports two primary µP interface modes: slow-memory mode (BUSY tied to READY, forcing wait state) and ROM mode (no wait state, overlapping read/conversion). The TP pin must be hard-wired to VDD for stable operation; leaving it floating causes spurious signals or excessive current draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit - delivers 256 discrete output codes for digitizing analog signals in embedded control and measurement systems |
| Conversion Time | 5µs - enables up to 200kSPS sampling rate for real-time signal capture in telecom and audio applications |
| Total Unadjusted Error | ±1LSB max - ensures monotonicity and no missing codes across full temperature range (–40°C to +85°C) |
| Signal Bandwidth | 50kHz full-power - acquires 2.46Vp-p sine waves without distortion, critical for servo loop feedback |
| Supply Voltage | +5V nominal - simplifies power design by eliminating dual-rail or LDO requirements in 5V µP systems |
| Data Access Time | 100ns - allows direct connection to fast 8-bit microprocessor data buses without additional latching logic |
| Power Dissipation | 15mW - supports low-power data loggers and battery-operated instrumentation |
Pinout & Package
MX7575KEWN+ is housed in an 18-pin wide SOIC (SO) package with gull-wing leads, 0.300" body width, and RoHS-compliant matte tin lead finish. Pin 1 is marked with a dot or bevelled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select Input | Active-low enable: must be low to activate device and recognize RD; controls conversion initiation in all interface modes |
| 2 (RD) | Read Input | Active-low data access signal; also triggers conversion start in slow-memory and ROM modes |
| 3 (TP) | Test Point | Must be hard-wired to VDD; open or misbiased TP causes spurious operation or excessive VDD current |
| 4 (BUSY) | Conversion Status Output | Active-low open-drain signal: goes low at conversion start, high at completion; used as READY input for µP wait-state control |
| 5 (CLK) | Clock Input/Oscillator Pin | Accepts 4MHz external clock or RC network (RCLK=100kΩ, CCLK=100pF) for internal oscillator; internally divided by 2 |
| 6–13 (D7–D0) | Three-State Data Outputs | Bit 7 (MSB) to bit 0 (LSB); latched and buffered for direct µP bus connection; high-impedance when CS or RD high |
| 14 (DGND) | Digital Ground | Separate ground return for digital logic and output drivers; must be isolated from AGND except at single-point star ground |
| 15 (AGND) | Analog Ground | Reference ground for analog input and track/hold; requires low-noise layout and dedicated PCB plane |
| 16 (AIN) | Analog Input | Unipolar input range: 0V to 2×VREF (0–2.46V); driven by source impedance ≤2kΩ to preserve settling and SNR |
| 17 (REF) | Reference Input | Accepts 1.23V external reference; requires low AC/DC impedance drive (e.g., ICL8069 + 47µF/0.1µF decoupling) |
| 18 (VDD) | Power Supply | +5V ±5% supply; 7V absolute max; 4.75–5.25V operating range ensures stable SAR and track/hold operation |
Key Features
| Feature | Design Value |
|---|---|
| Built-in track/hold | Eliminates need for external sample-and-hold IC; acquires 50kHz full-scale signals with 386mV/µs slew rate |
| µP-compatible interface | Standard CS/RD/BUSY timing supports 8085A, Z-80, 6502, and TMS32010 without glue logic or address decoding |
| Three-state latched outputs | Enables direct connection to shared µP data bus; eliminates external bus transceivers in compact designs |
| Low power dissipation | 15mW typical at +25°C allows use in thermally constrained enclosures and portable instrumentation |
| Single +5V supply | Reduces BOM count and board space vs. dual-supply ADCs; compatible with legacy 5V logic families |
Applications
| High-Speed Servo Loops | Digital Signal Processing |
|---|---|
Use Scenario: Real-time position/velocity feedback in industrial motion controllers using PWM-driven motors. IC Role / Device Role / Timing Role: ADC digitizes analog encoder or current-sense signals at ≥100kSPS to close control loops within 10µs latency budget. Use Value: 5µs conversion + 100ns data access enables deterministic sampling synchronized to PWM edges, minimizing jitter-induced torque ripple. | Use Scenario: Front-end digitization in voice-band modems and echo cancellers. IC Role / Device Role / Timing Role: Converts conditioned analog line signals to 8-bit words for FIR filtering and adaptive algorithms on DSP cores. Use Value: 50kHz signal bandwidth and ±1LSB accuracy preserve SNR >45dB up to Nyquist, meeting ITU-T G.113 requirements. |
| Telecommunications | Audio Systems |
Use Scenario: Channel monitoring in T1/E1 line cards and baseband conditioning for RF transceivers. IC Role / Device Role / Timing Role: Digitizes DC-coupled bias voltages, temperature sensors, and RSSI signals for system health management. Use Value: Single +5V operation and 15mW power simplify integration into dense line-card layouts with strict thermal budgets. | Use Scenario: Analog input stage in professional audio mixers and effects processors. IC Role / Device Role / Timing Role: Captures line-level or microphone-preamp outputs for digital mixing, compression, and effects rendering. Use Value: Track/hold function rejects aliasing from high-frequency EMI in noisy studio environments while maintaining 45dB SNR at 10kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit, µP-compatible ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX165 | Pin-compatible replacement with internal 1.23V reference; eliminates external REF component but lacks track/hold | Suitable where board space is critical and external reference is undesirable, but not for 50kHz signal acquisition | Select MAX165 only if track/hold is unnecessary and internal reference suffices for system accuracy |
| MX7576KEWN+ | Same package and pinout; 10µs conversion time, no track/hold, adds MODE pin for asynchronous continuous conversion | Better for streaming applications like data loggers where throughput >100kSPS is not required | Choose MX7576KEWN+ when lower power per sample or continuous conversion mode outweighs speed and track/hold needs |
Compared with MAX165 and MX7576KEWN+, the MX7575KEWN+ uniquely combines 5µs speed, integrated track/hold, and 50kHz bandwidth-making it the only option among the three for closed-loop servo and high-fidelity audio front-ends requiring precise, jitter-free sampling.
Availability
MX7575KEWN+ is available at Aetrix Electronics and suitable for high-speed data acquisition, telecommunications infrastructure, and industrial servo control requiring stable component supply across extended temperature ranges.
Supply support for MX7575KEWN+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The MX7575KEWN+ belongs to Maxim's legacy high-speed ADC family targeting µP-based data acquisition systems; it was engineered to replace discrete ADC + track/hold solutions with a single-component, 5V-compatible interface.
FAQ
What is the maximum input signal frequency the MX7575KEWN+ can accurately digitize?
The MX7575KEWN+ supports full-power signal bandwidth up to 50kHz, meaning it can accurately acquire 2.46Vp-p sine waves at that frequency with ≤1LSB error. This is enabled by its on-chip track/hold circuit, which holds the input on the third falling clock edge after CS/RD assertion and settles to ±1/4LSB in 7ns. For higher frequencies, amplitude attenuation and harmonic distortion increase due to limited slew rate (386mV/µs).
How should the TP pin be connected on the MX7575KEWN+?
The TP pin on the MX7575KEWN+ must be hard-wired to VDD. Leaving it open or connecting it to any voltage other than VDD may cause spurious signals or excessive current draw from the VDD rail. This requirement is specific to the MX7575KEWN+ and differs from the MX7576KEWN+, which uses the same pin as MODE. Proper TP connection ensures stable track/hold operation and prevents conversion errors during µP interface cycles.
Does the MX7575KEWN+ require an external clock, or can it operate with an internal oscillator?
The MX7575KEWN+ supports both external and internal clocking. With an external 4MHz clock applied to the CLK pin, it achieves guaranteed 5µs conversion time. Alternatively, an internal oscillator can be configured using RCLK = 100kΩ and CCLK = 100pF, though frequency tolerance is ±50% over temperature and process. For applications demanding tight timing control-such as servo loops or synchronized sampling-the external clock is strongly recommended to ensure consistent 5µs performance.
What are the key differences between the MX7575KEWN+ and MX7576KEWN+?
The MX7575KEWN+ features a 5µs conversion time and integrated track/hold for single-shot acquisition of fast signals, while the MX7576KEWN+ has a 10µs conversion time, no track/hold, and adds a MODE pin for asynchronous continuous conversion. Both share identical pinout, 18-pin wide SO packaging, and µP interface logic. The MX7575KEWN+ is optimal for jitter-sensitive applications like servo control; the MX7576KEWN+ suits streaming data loggers where continuous output matters more than speed.
Can the MX7575KEWN+ interface directly with the Z-80 microprocessor?
Yes, the MX7575KEWN+ interfaces directly with the Z-80 microprocessor using its ROM interface mode. In this configuration, MREQ and RD signals drive CS and RD inputs respectively, allowing the Z-80 to initiate conversions and read prior results without wait states. The BUSY signal is not used for flow control in this mode. Figure 7 of the MX7575KEWN+ datasheet provides the exact connection diagram, confirming compatibility with Z-80's timing requirements and 8-bit data bus structure.
MX7575KEWN+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 18-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 0V ~ 2.46V
- Voltage - Supply, Digital:
- 4.75V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 18-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MX7575KEWN+ FAQ
1.How can I place an order for MX7575KEWN+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MX7575KEWN+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MX7575KEWN+ reliable?
The price and inventory of MX7575KEWN+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MX7575KEWN+ is usually 5 days.
3.What payment methods are accepted for MX7575KEWN+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MX7575KEWN+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MX7575KEWN+?
MX7575KEWN+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MX7575KEWN+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MX7575KEWN+?
For technical support, including MX7575KEWN+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MX7575KEWN+ requirements.
6.How does Aetrix verify that MX7575KEWN+ is sourced from the original manufacturer or authorized distributors?
All MX7575KEWN+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MX7575KEWN+ meets industry standards.
7.What is the process for return or replacement of MX7575KEWN+?
All MX7575KEWN+ units undergo pre-shipment inspection (PSI). If there is an issue with MX7575KEWN+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MX7575KEWN+ part is unused and in its original packaging.
Return procedure for MX7575KEWN+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MX7575KEWN+ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

