Analog Devices Inc./Maxim Integrated MX7672KN10+
- Part No.:
- MX7672KN10+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
MX7672KN10+.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MX7672KN10+ from Maxim Integrated is a 12-bit, high-speed BiCMOS analog-to-digital converter with 10µs maximum conversion time, ±1 LSB integral nonlinearity (INL), and 125ns bus-access time. It operates from +5V and -12V supplies, accepts an external -5V reference, and supports pin-selectable input ranges of 0 to +5V, 0 to +10V, or ±5V. It is used in high-speed data-acquisition systems requiring precise timing and low power (110mW).
For engineers reviewing the MX7672KN10+ datasheet, MX7672KN10+ pinout, MX7672KN10+ application, or MX7672KN10+ equivalent, key selection considerations include its 10µs conversion speed grade, PDIP-24 package, ±1 LSB INL over 0°C to +70°C, buffered reference input for multi-ADC sharing, and compatibility with microprocessor-based I/O boards using slow-memory or ROM interface modes.
Technical Context
The MX7672KN10+ employs successive approximation register (SAR) architecture with internal DAC and comparator, initiating conversion on the falling edge of CS and RD. Its clock can be driven externally at 1.25MHz or generated internally via crystal between CLKIN/CLKOUT.
It features separate analog (AGND) and digital (DGND) grounds, buffered VREF input minimizing current draw (<±3µA), and three-state parallel digital outputs (D11–D0) compatible with TTL-level microprocessors. Conversion timing is fixed at 12.5 clock cycles when RD is synchronized to CLKIN rising edge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes for high-fidelity signal digitization |
| Conversion Time | 10µs max - enables sampling rates up to 64.5kHz with 3µs sample-and-hold acquisition overhead |
| Integral Nonlinearity | ±1 LSB - ensures monotonicity and ≤0.024% full-scale error across 0°C to +70°C operating range |
| Power Dissipation | 110mW typical - reduces thermal load in dense PCB layouts and simplifies heatsinking |
| Data Access Time | 125ns - supports direct interfacing with 80C86, 80C186, and similar µPs without wait states in slow-memory mode |
| Analog Input Ranges | Selectable 0–5V, 0–10V, or ±5V - eliminates external scaling circuitry for diverse sensor and instrumentation inputs |
| Reference Input | External -5V, ±0.05V tolerance - allows precision system-level reference sharing and calibration traceability |
Pinout & Package
MX7672KN10+ is housed in a 24-pin plastic dual in-line package (PDIP) with 0.3-inch body width and through-hole mounting. Pin 1 is marked with a notch or dot; pin numbering follows standard counter-clockwise convention from top view.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 15, 22 | No Connection | Unbonded die pads - must remain unconnected to avoid parasitic coupling or latch-up risk |
| 2 | AIN1 | Primary analog input - accepts single-ended signals referenced to AGND; impedance ~5kΩ |
| 3 | VREF | External negative reference input - requires -5.05V to -4.95V for ±1 LSB accuracy; buffered to draw <±3µA |
| 4 | AGND | Analog ground reference - must be star-connected separately from DGND to minimize noise coupling into comparator |
| 5–11, 13–16, 19 | D11–D0 | Three-state parallel data outputs - D11 is MSB; active only when CS and RD are both low; TTL-compatible voltage levels |
| 12 | DGND | Digital ground return - connects to system logic ground but isolated from AGND except at single-point star |
| 17 | CLKIN | External clock input or crystal drive node - accepts TTL-level 1.25MHz clock; falling edge triggers SAR bit decisions |
| 18 | CLKOUT | Inverted CLKIN output - used to drive crystal/resonator when internal oscillator is enabled; leave open if external clock used |
| 20 | RD | Active-low read control - initiates conversion with CS; synchronizes data latching and BUSY assertion |
| 21 | CS | Active-low chip select - enables three-state drivers and starts conversion when asserted with RD |
| 23 | BUSY | Open-drain status indicator - low during conversion; used to control external sample-and-hold or generate µP wait states |
| 24 | AIN2 | Secondary analog input - used in bipolar mode (±5V) as common-mode reference; tied to +5V for that configuration |
| 25 | VSS | Negative supply - -12V ±10%; must be applied before VREF to prevent damage; bypassed with 0.1µF + 10µF to AGND |
| 26 | VDD | Positive supply - +5V ±5%; bypassed with 0.1µF + 10µF to AGND; powers digital and analog sections |
Key Features
| Feature | Design Value |
|---|---|
| Plug-in replacement for AD7672 | Pin- and function-compatible with AD7672 - enables drop-in upgrade in legacy designs without layout changes |
| Buffered reference input | Draws <±3µA - permits single -5V reference to drive multiple MX7672 devices while maintaining accuracy |
| Three interface modes | Supports slow-memory (wait-state), ROM (two-read), and asynchronous timing - adapts to diverse µP architectures |
| Separate AGND/DGND | Minimizes digital switching noise injection into analog comparator - critical for achieving ±1 LSB INL performance |
| Configurable input ranges | Hardware-selectable 0–5V / 0–10V / ±5V - eliminates need for external gain/level-shift stages in mixed-signal systems |
Applications
| Telecommunications Baseband Processing | Sonar/Radar Signal Digitization |
|---|---|
Use Scenario: Digitizing IF signals from RF front-ends in cellular base stations and microwave links. IC Role / Device Role / Timing Role: High-speed ADC capturing wideband analog waveforms with minimal aperture jitter and deterministic 10µs conversion latency. Use Value: Enables real-time FFT processing and digital filtering by delivering 12-bit samples at ≥64.5kHz with guaranteed monotonicity and low missing-code probability. | Use Scenario: Converting echo-return signals in pulsed sonar arrays and pulse-Doppler radar receivers. IC Role / Device Role / Timing Role: Precision analog front-end digitizer synchronized to system timing clocks; BUSY output triggers hold-phase of external sample-and-hold. Use Value: Achieves ±1 LSB INL over 0°C to +70°C, ensuring accurate amplitude measurement of weak return pulses without calibration drift. |
| Industrial Data-Acquisition Cards | PC-Based Test & Measurement I/O |
Use Scenario: High-channel-count modular DAQ modules for PLCs and SCADA systems acquiring sensor voltages and currents. IC Role / Device Role / Timing Role: Core ADC in multi-channel scan architectures; pin-selectable input ranges accommodate thermocouples, RTDs, and 4–20mA loop receivers. Use Value: Reduces BOM count by supporting 0–5V, 0–10V, and ±5V inputs natively - eliminating external op-amp scaling networks per channel. | Use Scenario: ISA/PCI add-in cards for PC-based oscilloscopes, spectrum analyzers, and automated test equipment. IC Role / Device Role / Timing Role: µP-interfaced ADC with 125ns bus-access time - directly maps to memory-mapped I/O space without glue logic. Use Value: Delivers deterministic 10µs conversion and fast data retrieval, enabling real-time waveform capture at >60kS/s with host CPU offload. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7672KPZ | Same 12-bit SAR architecture, 10µs conversion, but uses ±15V supplies and unbuffered VREF drawing 100µA | Requires higher-power supply rails and dedicated reference buffer; less suitable for low-noise, multi-ADC shared-reference systems | Select AD7672KPZ only if legacy AD7672 footprint and ±15V infrastructure already exist; MX7672KN10+ offers lower power and easier reference management |
| MAX1167BCAP+ | 16-bit SAR ADC with 10µs conversion, +5V-only supply, internal reference, but no external VREF option or bipolar input support | Lacks pin-selectable ±5V range and buffered external reference - unsuitable for precision bipolar sensor interfaces or system-level reference traceability | Choose MAX1167BCAP+ only when higher resolution (16-bit) and single-supply operation outweigh need for external reference control and bipolar input flexibility |
Compared with AD7672KPZ, MX7672KN10+ reduces reference current by >97% and eliminates ±15V rails, lowering system power and complexity; versus MAX1167BCAP+, it retains critical external reference and bipolar input capabilities essential for calibrated industrial instrumentation.
Availability
MX7672KN10+ is available at Aetrix Electronics and suitable for high-speed data-acquisition systems, telecommunications baseband processing, and PC-based test & measurement I/O requiring stable component supply and long-term obsolescence management.
Supply support for MX7672KN10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, communications, and computing markets.
The MX7672KN10+ belongs to Maxim's high-speed precision ADC product line, designed specifically for applications demanding sub-10µs conversion latency, low power, and flexible analog input configurations in harsh or space-constrained environments.
FAQ
What is the maximum clock frequency supported by MX7672KN10+?
The MX7672KN10+ supports a maximum clock frequency of 1.25MHz, corresponding to its 10µs conversion time grade. This clock may be supplied externally to CLKIN or generated internally using a crystal/resonator between CLKIN and CLKOUT. Operation above 1.25MHz violates timing specifications and risks non-monotonic output or missing codes.
Does MX7672KN10+ require external components for stable operation?
Yes, MX7672KN10+ requires external bypass capacitors: 0.1µF and 10µF ceramic/electrolytic pairs from VDD and VSS to AGND, plus 10µF + 0.1µF on VREF. A crystal or external clock source is needed for CLKIN, and a precision -5V reference must be provided. These are mandatory for achieving ±1 LSB INL and 110mW power consumption.
Can MX7672KN10+ operate in bipolar (±5V) input mode without additional op-amps?
Yes, MX7672KN10+ supports true bipolar ±5V input mode natively using AIN1 for signal and AIN2 for +5V reference, with VREF set to -5V. No external op-amps are required for range selection - only proper biasing of AIN2 and VREF. However, offset/gain trimming circuits (e.g., Figure 19) are recommended for production calibration.
Is MX7672KN10+ pin-compatible with other MX7672 speed grades?
Yes, MX7672KN10+ is fully pin-compatible with all other MX7672 variants in the 24-pin PDIP package (e.g., MX7672KN03+, MX7672KN05+). The only differences are conversion time (3µs/5µs/10µs), INL grade (±1/±½/±¾ LSB), and temperature range - all share identical pinout, electrical interface, and timing protocol.
How does the BUSY signal function during conversion in MX7672KN10+?
In MX7672KN10+, the BUSY signal goes low at the falling edge of CS and RD, remains low for the full 10µs conversion period (12.5 clock cycles at 1.25MHz), then returns high to indicate result readiness. BUSY is open-drain and must be pulled up externally; it can directly control external sample-and-hold TRACK/HOLD or generate µP wait states in slow-memory mode.
MX7672KN10+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 308k
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V, -10.8V ~ 13.2V
- Voltage - Supply, Digital:
- 5V, -10.8V ~ 13.2V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
MX7672KN10+ FAQ
1.How can I place an order for MX7672KN10+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MX7672KN10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MX7672KN10+ reliable?
The price and inventory of MX7672KN10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MX7672KN10+ is usually 5 days.
3.What payment methods are accepted for MX7672KN10+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MX7672KN10+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MX7672KN10+?
MX7672KN10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MX7672KN10+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MX7672KN10+?
For technical support, including MX7672KN10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MX7672KN10+ requirements.
6.How does Aetrix verify that MX7672KN10+ is sourced from the original manufacturer or authorized distributors?
All MX7672KN10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MX7672KN10+ meets industry standards.
7.What is the process for return or replacement of MX7672KN10+?
All MX7672KN10+ units undergo pre-shipment inspection (PSI). If there is an issue with MX7672KN10+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MX7672KN10+ part is unused and in its original packaging.
Return procedure for MX7672KN10+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MX7672KN10+ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

