NXP Semiconductors N74F138D,602
- Part No.:
- N74F138D,602
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
N74F138D,602.pdf
- Description:
- IC DECODER/DEMUX 1 X 3:8 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,586
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
N74F138D,602 from NXP Semiconductors (formerly Philips) is a 1-of-8 decoder/demultiplexer IC with active-low outputs, three binary address inputs (A0–A2), and three enable inputs (E0, E1 low-active; E2 high-active). It delivers 5.8 ns typical propagation delay, 13 mA typical supply current, and operates across industrial temperature range (–40°C to +85°C) at VCC = 5V ±10%. It is used for memory chip select decoding in embedded control systems.
For engineers reviewing the N74F138D,602 datasheet, N74F138D,602 pinout, N74F138D,602 application, or N74F138D,602 equivalent, key selection criteria include enable input logic polarity, output drive capability (20 mA sink), fan-out loading (50/33 U.L.), propagation delay symmetry across address vs. enable paths, and SO16 package compatibility with surface-mount production.
Technical Context
The N74F138D,602 implements a fully decoded 3-to-8 logic function with mutually exclusive active-low outputs. Its triple-enable architecture (two low-active, one high-active) enables cascading up to 1-of-32 decoding using four devices and one inverter - no external logic beyond inversion is required for expansion.
It functions as an 8-output demultiplexer when one active-low enable (e.g., E0) serves as data input and the remaining enables act as strobes. All outputs remain high unless E0 = L, E1 = L, and E2 = H - this strict enable condition prevents spurious decoding during power-up or bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation delay (A→Q) | Typ. 5.8 ns; ensures sub-10 ns timing margin for 50 MHz synchronous bus decoding |
| Supply current (ICC) | Typ. 13 mA; supports low-power system-level budgeting in multi-device logic arrays |
| Output drive (IOL) | 20 mA sink per output; directly drives TTL loads or enables fan-out to ≥50 standard TTL inputs |
| Input voltage thresholds | VIL = 0.8 V max, VIH = 2.0 V min; compatible with 5 V TTL and CMOS logic families |
| Operating temperature | –40°C to +85°C; qualified for industrial control, motor drives, and factory automation environments |
| Package | SO16 (SOT109-1); 3.9 mm body width, gull-wing leads, RoHS-compliant plastic body |
Pinout & Package
Package: 16-pin plastic small outline (SO16), SOT109-1 footprint, 1.27 mm pitch, 3.9 mm body width, gull-wing lead form.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (E0) | Enable input (active low) | Must be pulled low with ≤1 kΩ to enable decoding; open-circuit defaults to disabled state |
| 2 (E1) | Enable input (active low) | Second low-active enable; both E0 and E1 must be low for any output activation |
| 3 (E2) | Enable input (active high) | High-voltage strobe; ties to VCC or decoded bus line to gate decoder operation |
| 4 (A0) | Address input (LSB) | Binary weight 1; latched on enable assertion; compatible with 5 V TTL input loading |
| 5 (A1) | Address input (middle bit) | Binary weight 2; shares same input loading (1.0 U.L.) and voltage thresholds as A0/A2 |
| 6 (A2) | Address input (MSB) | Binary weight 4; all address inputs tolerate 7.0 V max input voltage per absolute ratings |
| 7 (Q7) | Active-low decoded output | Asserts low only when A2A1A0 = 111 AND E0=E1=L, E2=H; sinks 20 mA minimum |
| 8 (GND) | Ground reference | Primary return path for all internal logic and output currents; requires low-inductance PCB connection |
| 9 (Q6) | Active-low decoded output | Corresponds to A2A1A0 = 110; identical timing and drive specs as Q0–Q7 |
| 10 (Q5) | Active-low decoded output | Corresponds to A2A1A0 = 101; all eight outputs are electrically symmetrical |
| 11 (Q4) | Active-low decoded output | Corresponds to A2A1A0 = 100; no internal pull-ups; requires external pull-up if high-idle needed |
| 12 (Q3) | Active-low decoded output | Corresponds to A2A1A0 = 011; fan-out rating of 33 U.L. in low state |
| 13 (Q2) | Active-low decoded output | Corresponds to A2A1A0 = 010; propagation delay matches A→Q spec (5.8 ns typ) |
| 14 (Q1) | Active-low decoded output | Corresponds to A2A1A0 = 001; same AC characteristics as Q0–Q7 per datasheet Table 5 |
| 15 (Q0) | Active-low decoded output | Corresponds to A2A1A0 = 000; lowest-order output; used for default or base-address selection |
| 16 (VCC) | Positive supply | 5 V ±10% nominal; decoupling capacitor (100 nF ceramic) required within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Triple-enable architecture | Two low-active (E0, E1) and one high-active (E2) enables allow hierarchical decoding without external gating logic |
| Demultiplexing mode | One enable input (e.g., E0) accepts serial data while A0–A2 select output channel - eliminates need for separate DMUX IC |
| Industrial temperature rating | –40°C to +85°C operation verified per datasheet; supports deployment in uncontrolled ambient environments |
| High-speed TTL-compatible interface | 5.8 ns typical propagation delay and 20 mA output drive meet legacy 5 V TTL system timing and loading requirements |
| SO16 surface-mount package | SOT109-1 footprint enables automated assembly and reduces board space vs. DIP; compatible with IPC-7351B land pattern |
Applications
| Memory Chip Select Decoding | Address Bus Demultiplexing |
|---|---|
Use Scenario: Selecting one of eight SRAM or EPROM chips in a microcontroller-based data acquisition system with 16-bit address bus. IC Role / Device Role / Timing Role: 3-bit address decoder generating active-low chip enable signals synchronized to address latch enable. Use Value: Eliminates discrete NAND gate trees; provides deterministic 5.8 ns decode latency and full 20 mA drive per CE line. |
Use Scenario: Routing a single control signal to one of eight peripheral registers in an industrial PLC I/O module. IC Role / Device Role / Timing Role: Demultiplexer where E0 carries the control pulse and A0–A2 select register address. Use Value: Reduces component count by replacing eight individual gated buffers; maintains <10 ns skew across all eight output paths. |
| Parallel-to-Serial Data Expansion | Priority Interrupt Encoder Interface |
Use Scenario: Expanding a 3-bit microcontroller port into eight individually controllable LED driver lines for status indication. IC Role / Device Role / Timing Role: Static decoder mapping GPIO outputs to discrete LED anodes/cathodes via active-low outputs. Use Value: Enables direct drive of LEDs without current-limiting resistors on MCU side; 20 mA sink per output supports common-cathode configurations. |
Use Scenario: Encoding eight interrupt request lines (IRQ0–IRQ7) into a 3-bit priority-encoded vector for an 8051 derivative. IC Role / Device Role / Timing Role: Inverted-input decoder feeding OR-tree logic to generate encoded interrupt address. Use Value: Provides deterministic priority resolution (Q0 highest) with fixed 5.8 ns propagation - critical for real-time interrupt latency budgets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1-of-8 decoder/demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74F138N | DIP16 package (SOT38-4); identical AC/DC specs; no SO16 footprint | Through-hole assembly only; unsuitable for reflow-soldered PCBs | Select when legacy through-hole manufacturing or socket-based prototyping is required |
| 74ACT138SCX | CMOS technology; 3.3 V/5 V tolerant; 8.5 ns max tPD; 24 mA IOL; wider VCC range (4.5–5.5 V) | Lower static power (ICC < 4 µA); higher noise immunity; not TTL-input compatible | Select for mixed-voltage systems or where ultra-low standby current is mandatory |
Compared with SN74F138N and 74ACT138SCX, the N74F138D,602 offers SO16 surface-mount compatibility and guaranteed industrial temperature operation - critical for automated production and harsh-environment deployments where DIP sockets or CMOS input thresholds introduce risk.
Availability
N74F138D,602 is available at Aetrix Electronics and suitable for memory decoding, address demultiplexing, LED array control, and priority interrupt encoding requiring stable component supply and long-term industrial-grade availability.
Supply support for N74F138D,602 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, delivering high-performance analog, logic, and interface solutions for automotive, industrial, and communication markets.
The 74F logic family - including the N74F138D,602 - was designed for high-speed, low-power 5 V TTL-compatible digital systems requiring robust timing margins and industrial reliability.
FAQ
What is the maximum clock frequency supported by the N74F138D,602?
The N74F138D,602 is a combinational logic device without a clock input. Its maximum usable switching rate is determined by propagation delay: with 5.8 ns typical tPD, it supports reliable operation in systems with address/data setup times ≥8 ns. For 50 MHz bus systems, it meets timing when paired with appropriate latch enable sequencing. The N74F138D,602 does not specify a clock frequency but guarantees functional correctness up to its AC limits.
Can the N74F138D,602 be used as a demultiplexer, and how is that configured?
Yes, the N74F138D,602 can operate as an 8-output demultiplexer. Configure one active-low enable input (e.g., E0) as the data input, tie E1 low and E2 high to permanently enable, then use A0–A2 as the 3-bit channel select. When E0 is low, the selected output goes low; when E0 is high, all outputs remain high. This configuration is explicitly validated in the Philips datasheet Figure 1 and Function Table. The N74F138D,602 requires no additional components for basic DMUX operation.
What are the absolute maximum ratings for VCC and input voltage on the N74F138D,602?
The N74F138D,602 has an absolute maximum VCC rating of –0.5 V to +7.0 V and absolute maximum input voltage (VIN) of –0.5 V to +7.0 V. Exceeding these values may cause permanent damage. Recommended operating VCC is 4.5 V to 5.5 V. Input clamp voltage is specified at –1.2 V (min), confirming robustness against negative transients. These ratings are defined in the Philips datasheet Section "Absolute Maximum Ratings" and apply to the N74F138D,602 in SO16 package.
Is the N74F138D,602 pin-compatible with the SN74F138N?
No, the N74F138D,602 and SN74F138N share identical pin functions but differ in package: N74F138D,602 uses SO16 (SOT109-1), while SN74F138N uses DIP16 (SOT38-4). Pin numbering and signal mapping match exactly (e.g., Pin 1 = E0, Pin 16 = VCC), but physical layout, solder footprint, and thermal characteristics differ. The N74F138D,602 is not a drop-in replacement without PCB redesign - it requires SO16 land pattern and reflow process.
Does the N74F138D,602 support operation at 3.3 V supply?
No, the N74F138D,602 is specified only for 5 V ±10% operation (4.5 V to 5.5 V). Its input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and output drive (VOH ≥ 2.7 V at IOH = –1 mA) are optimized for 5 V TTL compatibility. At 3.3 V, it fails to meet VIH specification and risks incorrect logic interpretation. For 3.3 V systems, consider 74ACT138 or 74LVC138 instead. This limitation applies strictly to the N74F138D,602.
N74F138D,602 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74F
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 1mA, 20mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
N74F138D,602 FAQ
1.How can I place an order for N74F138D,602 through Aetrix?
Please submit a Request for Quotation (RFQ) for N74F138D,602 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for N74F138D,602 reliable?
The price and inventory of N74F138D,602 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for N74F138D,602 is usually 5 days.
3.What payment methods are accepted for N74F138D,602?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for N74F138D,602 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for N74F138D,602?
N74F138D,602 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your N74F138D,602 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for N74F138D,602?
For technical support, including N74F138D,602 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your N74F138D,602 requirements.
6.How does Aetrix verify that N74F138D,602 is sourced from the original manufacturer or authorized distributors?
All N74F138D,602 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that N74F138D,602 meets industry standards.
7.What is the process for return or replacement of N74F138D,602?
All N74F138D,602 units undergo pre-shipment inspection (PSI). If there is an issue with N74F138D,602, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The N74F138D,602 part is unused and in its original packaging.
Return procedure for N74F138D,602:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
N74F138D,602 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

