Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

NXP Semiconductors N74F139D,623

Name: N74F139D,623
Brand: NXP Semiconductors
SKU: N74F139D,623
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: N74F139D,623

Manufacturer:: NXP Semiconductors

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: N74F139D,623.pdf

Description:: IC DECODER/DEMUX 1 X 2:4 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,605

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

N74F139D,623 from NXP Semiconductors (formerly Philips) is a dual 1-of-4 decoder/demultiplexer in 16-pin SO package, operating at 5 V ±10%, with 5.3 ns typical propagation delay, 13 mA typical supply current, and active-Low outputs. It implements two independent decoders for address decoding in TTL-compatible digital systems such as memory selection and peripheral interface logic.

For engineers reviewing the N74F139D,623 datasheet, N74F139D,623 pinout, N74F139D,623 application, or N74F139D,623 equivalent, key selection criteria include dual-decoder independence, active-Low enable/data routing capability, guaranteed operation across 0°C to +70°C, TTL-level input thresholds (V_IL = 0.8 V, V_IH = 2.0 V), and SO16 mechanical compatibility with legacy DIP-based designs.

Technical Context

The N74F139D,623 integrates two fully independent 1-of-4 decoders, each with binary-addressed inputs (A0n, A1n), active-Low enable (En), and four mutually exclusive active-Low outputs (Q0n–Q3n). Enable pins double as data inputs in demultiplexer mode, supporting 1-to-4 signal distribution per channel.

It uses standard TTL-compatible bipolar F technology, delivering guaranteed DC performance at V_CC = 4.5–5.5 V, I_OL = 20 mA per output, and V_OH ≥ 2.7 V under load - enabling direct interfacing with 74F, 74LS, and 74AS families without level-shifting.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL power rails and tolerance against rail droop.
Propagation Delay	5.3 ns typical (A0/A1 → Qn) - supports high-speed address decoding in sub-10 ns timing-critical paths.
Output Drive	20 mA sink per output - directly drives multiple TTL inputs or small LEDs without external buffers.
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - guarantees noise-immune logic recognition across temperature and voltage variation.
Operating Temperature	0°C to +70°C - validated for commercial-grade embedded control and industrial interface applications.
Package	SOT109-1 (SO16, 3.9 mm body width) - surface-mount compatible with automated assembly and space-constrained PCB layouts.

Pinout & Package

Package: Plastic small outline (SO16), 3.9 mm body width, 16-pin, gull-wing leads (SOT109-1).

Pin/Terminal	Circuit Role	Design Meaning
1 (Ea)	Decoder A Enable (active-Low)	Activates Decoder A; when High, forces all Q0a–Q3a High - usable as demux data input.
2 (A0a)	Decoder A LSB Address Input	Binary-weighted address bit; selects one of four outputs when Ea = Low.
3 (A1a)	Decoder A MSB Address Input	Binary-weighted address bit; together with A0a, determines active output Q0a–Q3a.
4–7 (Q0a–Q3a)	Decoder A Active-Low Outputs	Only one output goes Low per valid address; all others remain High - enables chip select or strobe generation.
8 (GND)	Ground Reference	Common return path for all internal logic and output currents.
9–12 (Q0b–Q3b)	Decoder B Active-Low Outputs	Independent set of four mutually exclusive outputs controlled by Eb, A0b, A1b.
13 (Eb)	Decoder B Enable (active-Low)	Independent enable for Decoder B; no electrical coupling to Ea or Decoder A.
14 (A0b)	Decoder B LSB Address Input	Separate address bus for Decoder B - supports concurrent dual-channel decoding.
15 (A1b)	Decoder B MSB Address Input	Paired with A0b to select Q0b–Q3b; electrically isolated from A0a/A1a.
16 (V_CC)	Positive Supply	5 V nominal supply; decoupling capacitor required adjacent to pin for AC noise suppression.

Key Features

Feature	Design Value
Dual independent decoders	Enables simultaneous address decoding for two separate subsystems (e.g., memory + I/O) without shared timing or enable constraints.
Active-Low enable & outputs	Allows direct connection to active-Low chip-select lines and simplifies OR-gating of multiple decoder outputs using wired-AND topology.
Demultiplexing capability	Each enable pin serves as a single-bit data input, converting 1-bit serial data into 4-bit parallel active-Low signals per channel.
TTL-compatible input loading	1.0 unit load per input (20 µA High / 0.6 mA Low) - minimizes fan-out burden on upstream drivers.

Applications

Memory Address Decoding	Peripheral Interface Selection
Use Scenario: Selecting one of four RAM/ROM chips in a microprocessor-based system with 16-bit address bus. IC Role / Device Role / Timing Role: Dual decoder maps upper address bits to individual chip-enable lines; each decoder handles two memory banks. Use Value: Eliminates need for discrete logic gates; reduces propagation delay vs. cascaded 74F138 implementations while maintaining full decode coverage.	Use Scenario: Routing CPU data bus to four UART, SPI, or GPIO expansion devices via shared address space. IC Role / Device Role / Timing Role: Acts as address-space partitioner - each decoder assigns dedicated I/O space to two peripherals using A0/A1 and enable strobes. Use Value: Enables zero-wait-state peripheral access with deterministic 5.3 ns decode latency and no external timing components.
LED Segment Driver Control	Test Equipment Signal Routing
Use Scenario: Driving four 7-segment LED displays in multiplexed configuration using common-anode topology. IC Role / Device Role / Timing Role: Provides active-Low digit select signals synchronized with segment data updates from microcontroller. Use Value: Leverages 20 mA output sink capability to drive segments directly; eliminates external transistor arrays for low-current displays.	Use Scenario: Configuring signal paths in automated test equipment where four measurement channels are selected sequentially. IC Role / Device Role / Timing Role: Functions as synchronous demultiplexer - enable pins accept pattern generator outputs to route clock or stimulus signals. Use Value: Guarantees sub-8 ns channel switching with monotonic output transitions, preventing glitch-induced false triggers during path reconfiguration.

Memory Address Decoding

Peripheral Interface Selection

Use Scenario: Selecting one of four RAM/ROM chips in a microprocessor-based system with 16-bit address bus.

IC Role / Device Role / Timing Role: Dual decoder maps upper address bits to individual chip-enable lines; each decoder handles two memory banks.

Use Value: Eliminates need for discrete logic gates; reduces propagation delay vs. cascaded 74F138 implementations while maintaining full decode coverage.

Use Scenario: Routing CPU data bus to four UART, SPI, or GPIO expansion devices via shared address space.

IC Role / Device Role / Timing Role: Acts as address-space partitioner - each decoder assigns dedicated I/O space to two peripherals using A0/A1 and enable strobes.

Use Value: Enables zero-wait-state peripheral access with deterministic 5.3 ns decode latency and no external timing components.

LED Segment Driver Control

Test Equipment Signal Routing

Use Scenario: Driving four 7-segment LED displays in multiplexed configuration using common-anode topology.

IC Role / Device Role / Timing Role: Provides active-Low digit select signals synchronized with segment data updates from microcontroller.

Use Value: Leverages 20 mA output sink capability to drive segments directly; eliminates external transistor arrays for low-current displays.

Use Scenario: Configuring signal paths in automated test equipment where four measurement channels are selected sequentially.

IC Role / Device Role / Timing Role: Functions as synchronous demultiplexer - enable pins accept pattern generator outputs to route clock or stimulus signals.

Use Value: Guarantees sub-8 ns channel switching with monotonic output transitions, preventing glitch-induced false triggers during path reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 1-of-4 decoder/demultiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74F139DR	Same logic function, identical pinout (SO16), but TI-specified V_CC range 4.75–5.25 V and t_PLH/t_PHL max 8.0 ns at +70°C.	Marginally tighter supply tolerance; slightly higher worst-case delay - suitable where strict 5.0 V regulation is available.	Select SN74F139DR if sourcing from TI-qualified supply chains or requiring TI's extended reliability testing documentation.
74ACT139M	Advanced CMOS version with 5 V TTL-compatible I/O, 7 ns max propagation delay, and 24 mA output drive; requires same SO16 footprint but different DC characteristics (I_IL = ±1 µA).	Lower static power (ICC < 4 µA), higher noise immunity, but incompatible with legacy 74F fan-out loading models.	Choose 74ACT139M for new designs prioritizing power efficiency and noise margin over backward compatibility with 74F driver stages.

Compared with SN74F139DR and 74ACT139M, the N74F139D,623 offers broader supply tolerance (4.5–5.5 V), proven field reliability in commercial industrial systems, and guaranteed 13 mA total ICC - making it optimal for cost-sensitive, mixed-vendor legacy upgrades where exact 74F timing and loading behavior must be preserved.

Availability

N74F139D,623 is available at Aetrix Electronics and suitable for memory address decoding, peripheral interface selection, LED multiplexing, and test equipment signal routing requiring stable component supply and long-term commercial-grade availability.

Supply support for N74F139D,623 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips' semiconductor division, specializing in secure connectivity solutions and high-performance analog/mixed-signal ICs.

The 74F logic family - including the N74F139D,623 - was engineered for high-speed commercial applications requiring TTL-compatible performance with improved power-delay trade-offs over earlier 74LS series.

FAQ

What is the maximum operating temperature for N74F139D,623?

The N74F139D,623 is rated for operation from 0°C to +70°C ambient temperature, consistent with commercial-grade specifications. This range is validated per Philips Semiconductor's 1990 product specification and applies to all electrical parameters including propagation delay, output drive, and input thresholds. Operation outside this range may result in undefined timing or DC behavior.

Does N74F139D,623 support demultiplexer functionality?

Yes, the N74F139D,623 supports demultiplexing: each enable input (Ea or Eb) acts as a data line when the corresponding decoder is enabled. With A0n/A1n held constant, asserting En Low routes the data state to one of four active-Low outputs - enabling 1-to-4 serial-to-parallel conversion per channel without additional logic.

What is the output drive capability of N74F139D,623?

The N74F139D,623 provides 20 mA sink current per output (I_OL = 20 mA) at V_CC = 5.5 V and T_amb = +70°C. This allows direct driving of multiple 74F/74LS inputs or low-power LEDs. Total supply current remains within 20 mA (ICC max), ensuring predictable power budgeting in dense logic designs.

Is N74F139D,623 pin-compatible with through-hole N74F139N?

Yes, the N74F139D,623 (SO16, SOT109-1) shares identical pin numbering and signal assignment with the N74F139N (DIP16, SOT38-4), including V_CC (pin 16), GND (pin 8), Ea (pin 1), and Q3b (pin 9). Mechanical dimensions differ, but PCB layout adaptation requires only footprint change - no netlist or schematic modification.

What logic family does N74F139D,623 belong to, and how does it interface with 74LS devices?

The N74F139D,623 belongs to the 74F (Fast TTL) family and interfaces directly with 74LS devices: its V_IH (2.0 V min) exceeds 74LS V_IH (2.0 V min), and its I_OL (20 mA) comfortably drives 74LS I_IL (0.4 mA per input). No level shifters or pull-ups are needed for inter-family connections in standard 5 V systems.

N74F139D,623 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74F

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Decoder/Demultiplexer

Circuit:: 1 x 2:4

Independent Circuits:: 2

Current - Output High, Low:: 1mA, 20mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

N74F139D,623 FAQ

1.How can I place an order for N74F139D,623 through Aetrix?

Please submit a Request for Quotation (RFQ) for N74F139D,623 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for N74F139D,623 reliable?

The price and inventory of N74F139D,623 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for N74F139D,623 is usually 5 days.

3.What payment methods are accepted for N74F139D,623?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for N74F139D,623 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for N74F139D,623?

N74F139D,623 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your N74F139D,623 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for N74F139D,623?

For technical support, including N74F139D,623 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your N74F139D,623 requirements.

6.How does Aetrix verify that N74F139D,623 is sourced from the original manufacturer or authorized distributors?

All N74F139D,623 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that N74F139D,623 meets industry standards.

7.What is the process for return or replacement of N74F139D,623?

All N74F139D,623 units undergo pre-shipment inspection (PSI). If there is an issue with N74F139D,623, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The N74F139D,623 part is unused and in its original packaging.

Return procedure for N74F139D,623:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…