Monolithic Power Systems Inc. NB650AGL-P
- Part No.:
- NB650AGL-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 17-VFQFN Exposed Pad
- Datasheet:
-
NB650AGL-P.pdf
- Description:
- IC REG BUCK ADJ 6A 17QFN
- Quantity:
- Payment:

- Shipping:

Inventory:218
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB650AGL-P from Monolithic Power Systems is a fully-integrated, synchronous step-down DC/DC converter delivering 6A continuous output current with dynamic 2-bit VID voltage scaling. It operates from 4.5V to 28V input, regulates output from 0.6V to 13V, and uses Constant-On-Time (COT) control for fast transient response in notebook I/O power rails.
For engineers reviewing the NB650AGL-P datasheet, NB650AGL-P pinout, NB650AGL-P application, or NB650AGL-P equivalent, key selection criteria include its QFN17 (3mm×4mm) package, integrated 50mΩ/18mΩ MOSFETs, programmable soft-start, thermal shutdown at 150°C, and VID-controlled on-the-fly output adjustment - all critical for compact, high-efficiency point-of-load designs.
Technical Context
The NB650AGL-P implements Constant-On-Time (COT) control with feed-forward input voltage sensing via the FREQ pin, enabling stable switching frequency across input variations while maintaining fast load-step response. Its internal high-side and low-side MOSFETs are optimized for low conduction loss, with dead-time control preventing shoot-through.
Dynamic output voltage scaling is achieved through 2-bit VID inputs controlling internal switches that reconfigure the FB divider network - enabling four discrete output voltages without external resistor changes. Protection logic includes cycle-by-cycle OCP (10A limit), latch-off SCP, OVP (0.8V FB threshold), UVP (0.4V FB threshold), and non-latching thermal shutdown with ~25°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 28V - supports wide industrial and computing input rails including 5V, 12V, and 24V systems. |
| Output Current | 6A continuous - sufficient for CPU core I/O, GPU auxiliary rails, or multi-rail FPGA power domains. |
| Feedback Reference | 600mV ±6mV - enables precise output regulation with minimal error across temperature and load. |
| Switching Frequency | 150kHz to 1MHz - adjustable via FREQ pin resistor; higher frequencies allow smaller inductors and capacitors. |
| VID Resolution | 2-bit - selects one of four output voltages dynamically during operation without reset or reconfiguration. |
| Thermal Shutdown | 150°C junction - protects against sustained overload or poor PCB thermal design; recovers automatically at ~125°C. |
| Package | QFN17 (3mm × 4mm, 0.5mm pitch) - space-constrained footprint with exposed thermal pad for efficient heat dissipation. |
Pinout & Package
Package: QFN17 (3mm × 4mm), thermally enhanced with exposed pad on underside. Pin 1 is top-left corner (SW), pin numbering follows standard counter-clockwise layout per JEDEC MO-220.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2 SW | Power switch node | High-current output of internal HS-FET; requires wide copper traces and tight loop layout to minimize EMI and voltage spikes. |
| 3 BST | Bootstrap supply | Connects to SW via 0.1µF ceramic capacitor to generate floating gate drive for HS-FET; critical for proper high-side turn-on. |
| 4 PG | Power Good open-drain | Asserts high after VFB ≥ 90% of reference with 0.5ms delay; used for system sequencing and fault monitoring. |
| 5 EN | Enable control | Active-high logic input; tie to VIN via 100kΩ for automatic startup; 0.4V/2V thresholds ensure noise immunity. |
| 6,7 VID1, VID2 | VID code inputs | Active-low 2-bit interface selecting one of four FB divider ratios; pull-up to VCC required for defined states. |
| 8 VCC | Internal LDO output | Provides regulated bias for control circuitry; decouple with 1µF ceramic capacitor close to pin. |
| 9,10 GND | Power ground | Main return path for high-current loops; must be connected directly to exposed thermal pad for thermal and EMI performance. |
| 11 IN | Main input supply | Accepts 4.5–28V; requires local 10µF+ ceramic input capacitor with low ESR to suppress switching ripple. |
| 12 AGND | Analog ground | Reference for FB, SS, and VID circuits; separate from power GND but tied at single point near IC for noise isolation. |
| 13 FB | Feedback input | Monitors output via resistor divider; 600mV reference sets VOUT = 0.6V × (1 + R1/R2); VID alters effective R2. |
| 14,15 RFB2, RFB1 | VID switch drains | Internal NMOS outputs connecting parallel resistors to FB node; enable dynamic scaling without external switches. |
| 16 SS | Soft-start timing | Capacitor-connected node controlling ramp rate of output voltage; 10µA internal current source sets tSS = CSS × 0.6V / 10µA. |
| 17 FREQ | Frequency set | Resistor-to-IN sets ON-time; determines switching frequency from 150kHz to 1MHz; affects LC filter sizing and light-load efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 50mΩ high-side + 18mΩ low-side MOSFETs reduce conduction loss and eliminate external FET layout complexity. |
| Constant-On-Time Control | Enables <10µs load transient response without external compensation; simplifies loop stability for varying loads. |
| 2-Bit VID Interface | Supports four discrete output voltages (e.g., 1.05V, 1.2V, 1.35V, 1.5V) without changing external resistors or resetting the controller. |
| Programmable Soft-Start | External capacitor sets ramp time from 0V to final VOUT, preventing inrush current and ensuring clean power sequencing. |
| Comprehensive Protection | Latch-off SCP/OCP, non-latching OVP/UVP/UVLO/thermal shutdown - eliminates need for external fault management circuitry. |
Applications
| Application 1 | Application 2 |
|---|---|
Use Scenario: Notebook motherboard I/O rail powering USB controllers, PCIe switches, and SATA PHYs. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering stable 1.05V/1.2V/1.35V under dynamic load steps up to 4A. Use Value: Fast COT transient response prevents brownout during burst data transfers; VID enables firmware-controlled voltage scaling for power optimization. | Use Scenario: Digital set-top box SoC auxiliary supply for DDR memory termination and video processing cores. IC Role / Device Role / Timing Role: Point-of-load converter generating 1.2V or 1.35V from 12V intermediate bus with tight line/load regulation. Use Value: Integrated MOSFETs and QFN17 package reduce board area by >30% vs discrete solutions; thermal shutdown ensures reliability in sealed enclosures. |
| Application 3 | Application 4 |
Use Scenario: Flat-panel TV mainboard powering TCON (timing controller) and backlight driver logic. IC Role / Device Role / Timing Role: High-efficiency 6A buck supplying 3.3V or 5V to mixed-signal subsystems with variable duty cycles. Use Value: Skip-mode operation maintains >85% efficiency at 10mA load; PG signal coordinates display initialization sequence with MCU. | Use Scenario: Networking switch ASIC auxiliary rail requiring precise 1.8V or 2.5V with fast transient recovery. IC Role / Device Role / Timing Role: Secondary buck regulator supporting hot-plug events and link training bursts with sub-20µs recovery. Use Value: 2-bit VID allows real-time voltage margining during validation; FREQ pin tuning optimizes EMI for dense PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315GJ-Z | 4A rated, 4.5–26V input, no VID interface, fixed 500kHz fSW, smaller QFN8 package | Suitable only for fixed-output, lower-current applications without dynamic voltage scaling | Select when cost and size are prioritized over programmability and current capability |
| RT7290AZSP | 6A rated, 4.5–24V input, 2-bit VID, but uses current-mode control and larger QFN20 package | Requires external compensation; slower transient response than COT architecture | Choose if existing design uses Richtek ecosystem or needs tighter current-limit accuracy |
Compared with MP2315GJ-Z and RT7290AZSP, the NB650AGL-P uniquely combines 6A capability, 2-bit VID, COT control for fastest transients, and minimal QFN17 footprint - making it optimal for space-constrained, multi-voltage computing rails despite being not recommended for new designs.
Availability
NB650AGL-P is available at Aetrix Electronics and suitable for notebook systems, digital set-top boxes, flat-panel displays, and distributed power systems requiring stable component supply and legacy design support.
Supply support for NB650AGL-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of expertise in DC/DC conversion, motor drivers, and LED lighting controllers.
The NB650AGL-P belongs to MPS's NB-series high-current synchronous buck converters, designed specifically for compact, high-efficiency point-of-load regulation in portable and consumer electronics where fast transient response and dynamic voltage scaling are essential.
FAQ
Is NB650AGL-P still recommended for new designs?
No. The datasheet explicitly states "NOT RECOMMENDED FOR NEW DESIGNS." It remains available for legacy production and repair, but MPS advises migration to newer alternatives like the MP2451 or MPQ4572 for new projects due to improved efficiency, smaller packages, and extended lifetime support.
What is the maximum allowable input voltage for NB650AGL-P?
The absolute maximum input voltage is 28V, but the recommended operating range is 4.5V to 22.5V per the datasheet's Recommended Operating Conditions table. Sustained operation above 22.5V may reduce reliability or trigger UVLO hysteresis behavior.
How does the 2-bit VID interface change output voltage without external resistors?
The VID pins control internal NMOS switches (RFB1/RFB2) that connect/disconnect parallel resistors to the FB node. With R2A, R2B, and R2C configured externally, each VID code creates a unique effective R2 value - altering the FB divider ratio and thus VOUT, all while retaining the same R1 and physical resistor network.
Can NB650AGL-P operate in forced PWM mode?
No. The NB650AGL-P automatically transitions between CCM (heavy load) and skip mode (light load) based on inductor current. There is no pin or register to force continuous PWM; skip mode is inherent to its light-load efficiency architecture and cannot be disabled.
What thermal derating applies to the 6A output rating?
The 6A rating assumes TA = +25°C with proper PCB layout: 2-layer board with 1oz copper, 2cm² exposed pad copper area, and θJA = 52°C/W. At 85°C ambient, continuous output current drops to ~4.2A per thermal limits - calculated using PD(MAX) = (150°C − TA)/θJA and power loss derived from efficiency curves.
Does NB650AGL-P support output capacitor ESR compensation without external components?
Yes - when using high-ESR output capacitors (e.g., POSCAP), the device's internal feedback slope is ESR-dominated, providing inherent stability without external ramp circuitry. For low-ESR ceramics, an external ramp (R4/C4) is mandatory to prevent subharmonic oscillation in CCM mode.
What is the minimum recommended soft-start capacitor value?
The datasheet specifies a minimum of 4.7nF when total output capacitance exceeds 330µF. For typical designs with ≤100µF output capacitance, 1nF–2.2nF is sufficient to achieve 0.6–1.3ms ramp time; values below 1nF risk excessive inrush current and PG assertion failure.
NB650AGL-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 17-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 22.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 6A
- Frequency - Switching:
- 150kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 17-QFN (3x4)
NB650AGL-P FAQ
1.How can I place an order for NB650AGL-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NB650AGL-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB650AGL-P reliable?
The price and inventory of NB650AGL-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB650AGL-P is usually 5 days.
3.What payment methods are accepted for NB650AGL-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB650AGL-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB650AGL-P?
NB650AGL-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB650AGL-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB650AGL-P?
For technical support, including NB650AGL-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB650AGL-P requirements.
6.How does Aetrix verify that NB650AGL-P is sourced from the original manufacturer or authorized distributors?
All NB650AGL-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB650AGL-P meets industry standards.
7.What is the process for return or replacement of NB650AGL-P?
All NB650AGL-P units undergo pre-shipment inspection (PSI). If there is an issue with NB650AGL-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB650AGL-P part is unused and in its original packaging.
Return procedure for NB650AGL-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB650AGL-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

_-_-17.jpg)