Monolithic Power Systems Inc. NB669GQ-P
- Part No.:
- NB669GQ-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-PowerVFQFN
- Datasheet:
-
NB669GQ-P.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB669GQ-P from Monolithic Power Systems is a fully integrated 24V-input synchronous buck converter with fixed 5V/6A output, integrated 5V/100mA LDO, and 300kHz CLK output for external charge pump drive - designed for laptop and tablet power rails requiring high efficiency, fast transient response, and compact footprint.
For engineers reviewing the NB669GQ-P datasheet, NB669GQ-P pinout, NB669GQ-P application, or NB669GQ-P equivalent, this device supports critical design tasks including main system rail regulation, auxiliary 5V supply switching, gate drive voltage generation via external charge pump, and coordinated power-good signaling in space-constrained portable electronics.
Technical Context
The NB669GQ-P employs Constant-On-Time (COT) control to deliver fast load-transient response without external compensation, enabling stable operation with ceramic output capacitors. Its internal high-side (30mΩ) and low-side (15mΩ) MOSFETs support continuous 6A output at up to 500kHz switching frequency.
It integrates dual regulation paths: primary buck stage with 95–105% VOUT power-good monitoring and latch-off reset via EN or VIN cycle, plus an independent 5V LDO with switch-over logic that connects LDO output to VOUT once VOUT exceeds 4.77V - eliminating redundant regulation loss during active mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 6.5V to 24V - supports wide-range industrial and notebook adapter inputs without pre-regulation. |
| Output Voltage | Fixed 5V ±1% - eliminates external feedback resistors and ensures precise USB-compliant rail generation. |
| Continuous Output Current | 6A - sustains full-load CPU/GPU core logic operation in portable systems. |
| Peak Output Current | 9A - handles short-duration burst loads such as SSD wake-up or display backlight ramp-up. |
| Switching Frequency | 500kHz typical - balances EMI performance, inductor size, and efficiency across input range. |
| LDO Output | 5V/100mA - powers keyboard controllers or EC during standby without loading main buck stage. |
| CLK Output | 300kHz square wave - drives external charge pump to generate gate drive voltage for load switches, isolating efficiency impact from main converter. |
| Protection Features | OCP (valley-current limit), OVP (130% trip), UVP (60% trip), thermal shutdown (150°C), and UVLO (4.65V rising) - enables robust fault recovery without external supervision. |
Pinout & Package
Package: QFN16 (3mm × 3mm) with exposed thermal pad on underside for enhanced heat dissipation in high-power-density layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Main input supply rail | Accepts 6.5–24V; requires local ceramic decoupling to handle high di/dt switching current. |
| PGND (Pin 2) | Power ground return | Low-impedance path for high-side/low-side MOSFET current; must connect directly to exposed pad. |
| NC (Pin 3) | No connection | Internally unconnected; no PCB trace or component required. |
| PG (Pin 4) | Open-drain power-good indicator | Pulls low until VOUT reaches 95% of 5V; 0.5ms delay ensures stable regulation before system release. |
| CLK (Pin 5) | Charge-pump clock output | 300kHz CMOS-level signal; drives external Dickson or voltage-doubler charge pump for 12–15V gate drive. |
| LDO (Pin 6) | 5V LDO output | Supplies 100mA auxiliary rail; automatically switches to VOUT when main buck output is valid (≥4.77V). |
| VOUT (Pin 7) | Output voltage sense & LDO switch-over input | Direct connection to output capacitor; provides feedback for regulation and triggers LDO bypass upon stabilization. |
| SW (Pins 8,9) | Switch node | Drives external inductor; experiences full VIN-to-GND swing; requires minimal loop area to reduce EMI. |
| BST (Pin 10) | Bootstrap supply | Connects to SW via 0.1μF ceramic capacitor to enable high-side MOSFET gate drive above VIN. |
| VCC (Pin 11) | Internal 5V regulator output | Powers control circuitry; requires 1μF local decoupling; regulated from VIN with 5–5.4V tolerance. |
| ENLDO (Pin 12) | Global enable for all regulators | Internally pulled high; drive low to disable entire IC including VCC, LDO, and buck stage. |
| EN (Pin 13) | Buck & CLK enable | Digital input controlling only main converter and CLK; must be actively driven (not floated) per ENLDO/EN state table. |
| AGND (Pin 14) | Analog reference ground | Reference for internal 0.6V feedback comparator; separate from PGND to avoid noise coupling into regulation loop. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated COT control with internal ramp compensation | Enables stable ceramic-capacitor-only output filtering without ESR dependency, reducing BOM count and board area by >30% vs. traditional solutions. |
| Automatic LDO switch-over at VOUT ≥ 4.77V | Eliminates 100mA × 0.2V = 20mW conduction loss during active mode while preserving fast wake-up capability from standby. |
| Output discharge via internal 6Ω MOSFET | Forces controlled VOUT ramp-down during shutdown or fault, preventing backfeed into powered peripherals and meeting IEC 62368-1 safe discharge requirements. |
| Valley-current OCP with RDS(ON)-based sensing | Uses low-side MOSFET's 15mΩ resistance as current-sense element - removes need for external sense resistor and associated power loss. |
| Thermal shutdown with 25°C hysteresis | Shuts down at 150°C junction temperature and resumes operation only after cooling to ~125°C, preventing thermal cycling damage during sustained overload. |
Applications
| Laptop Main System Rail | Tablet SoC Core Supply |
|---|---|
Use Scenario: Powers CPU, GPU, and chipset logic in ultrabook platforms with dynamic load steps up to 6A. IC Role / Device Role / Timing Role: Primary 5V synchronous buck regulator delivering stable main system rail with <1% line/load regulation. Use Value: Achieves >92% peak efficiency at 12V input/5V@4A, reducing thermal load on thin-profile chassis and extending battery runtime. | Use Scenario: Supplies application processor core voltage in 7–10 inch tablets with aggressive power gating. IC Role / Device Role / Timing Role: High-efficiency step-down converter supporting deep-sleep modes via skip-mode DCM operation. Use Value: Maintains >85% efficiency at 10mA load using light-load skip mode, minimizing quiescent current drain during display-off states. |
| Flat Panel Display Logic Supply | Networking System Auxiliary Rail |
Use Scenario: Generates 5V logic rail for timing controller (TCON) and interface ICs in LCD/LED monitors. IC Role / Device Role / Timing Role: Fixed-output buck converter with integrated PG signal for system power sequencing. Use Value: PG output provides clean 0.5ms-delayed "rail-ready" flag to MCU, ensuring reliable TCON initialization before backlight enable. | Use Scenario: Provides isolated 5V auxiliary supply for PoE-powered Ethernet switches and routers. IC Role / Device Role / Timing Role: Secondary regulator fed from 12V or 24V intermediate bus, decoupled from main DC/DC stage. Use Value: Integrated 300kHz CLK drives external charge pump to generate 12V gate drive for hot-swap FETs, avoiding efficiency penalty on primary rail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315GQ-Z | 4.5–28V input, 5V/3A output, no integrated LDO or CLK; uses current-mode control instead of COT. | Lacks auxiliary LDO and charge-pump clock - requires external regulators for multi-rail systems. | Select when lower cost and simpler BOM outweigh need for integrated LDO/CLK and higher current capability. |
| RT7290AZSP | 6–24V input, 5V/5A output, includes 5V/100mA LDO but no CLK output; uses adaptive COT control. | Missing dedicated CLK output limits gate-drive flexibility for external load switches. | Choose when LDO integration is essential but external charge-pump functionality is not required. |
Compared with MP2315GQ-Z and RT7290AZSP, NB669GQ-P uniquely combines 6A output, integrated LDO with automatic switch-over, and dedicated 300kHz CLK - making it optimal for compact, multi-rail portable designs where minimizing discrete components and coordinating auxiliary power is critical.
Availability
NB669GQ-P is available at Aetrix Electronics and suitable for laptop computer power subsystems, tablet PC SoC supplies, and flat panel display logic rails requiring stable component supply through end-of-life transition planning.
Supply support for NB669GQ-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The NB669GQ-P belongs to MPS's high-current integrated buck converter product line, engineered specifically for space-constrained portable electronics requiring combined main rail regulation, auxiliary LDO, and gate-drive support in a single QFN package.
FAQ
What is the function of the CLK pin on NB669GQ-P?
The CLK pin outputs a 300kHz square wave used to drive an external charge pump circuit. This allows generation of ~12–15V gate drive voltage for external load switches without drawing current from the main 5V buck output, preserving overall system efficiency and thermal margin.
How does the LDO switch-over mechanism work?
When the main buck output (VOUT) rises above 4.77V and the power-good flag asserts, the internal 5V LDO shuts off and an integrated MOSFET connects the LDO pin directly to VOUT. This switch-over occurs within 20μs and eliminates 100mA × 0.2V conduction loss during active operation while retaining fast wake-up capability.
Can NB669GQ-P operate with only ceramic output capacitors?
Yes. The NB669GQ-P includes internal ramp compensation that stabilizes Constant-On-Time control without requiring ESR-based feedback, enabling use of low-ESR ceramic capacitors exclusively - reducing output ripple, board area, and total BOM cost versus electrolytic+ceramic hybrid solutions.
What protection features are implemented and how do they reset?
It implements OCP (valley-current limit), OVP (130% trip), UVP (60% trip), thermal shutdown (150°C), and UVLO (4.65V). All fault conditions latch off the converter and require either pulling EN low or cycling VIN to reset - ensuring system safety during persistent faults.
Is the EN pin allowed to float during operation?
No. The EN pin must be actively driven high or low - it must never be left floating. Internal clamping limits EN voltage to ≤12V, and maximum pull-up current must stay below 1mA. For automatic startup, use a resistive divider (e.g., 150kΩ/51kΩ) to set precise UVLO thresholds.
What is the purpose of the AGND pin and how should it be routed?
AGND serves as the reference ground for the internal 0.6V feedback comparator and analog control circuitry. It must be routed separately from PGND and connected to a quiet ground plane near the VFB sensing network to prevent switching noise from degrading regulation accuracy or causing instability.
Does NB669GQ-P support pre-biased output startup?
Yes. If the output is pre-biased at startup, the IC disables both high-side and low-side MOSFETs until the internal reference voltage exceeds the sensed VOUT level at the FB node - preventing reverse current flow and ensuring monotonic voltage ramp-up without output overshoot.
NB669GQ-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 5V, 6A
- Voltage/Current - Output 2:
- 5V, 100mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 6.5V ~ 22V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
NB669GQ-P FAQ
1.How can I place an order for NB669GQ-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NB669GQ-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB669GQ-P reliable?
The price and inventory of NB669GQ-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB669GQ-P is usually 5 days.
3.What payment methods are accepted for NB669GQ-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB669GQ-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB669GQ-P?
NB669GQ-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB669GQ-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB669GQ-P?
For technical support, including NB669GQ-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB669GQ-P requirements.
6.How does Aetrix verify that NB669GQ-P is sourced from the original manufacturer or authorized distributors?
All NB669GQ-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB669GQ-P meets industry standards.
7.What is the process for return or replacement of NB669GQ-P?
All NB669GQ-P units undergo pre-shipment inspection (PSI). If there is an issue with NB669GQ-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB669GQ-P part is unused and in its original packaging.
Return procedure for NB669GQ-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB669GQ-P Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

