Monolithic Power Systems Inc. NB670AGQ-P
- Part No.:
- NB670AGQ-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-PowerVFQFN
- Datasheet:
-
NB670AGQ-P.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB670AGQ-P from Monolithic Power Systems is a fully integrated 5V–24V input, 3.3V fixed-output synchronous buck converter with integrated 3.3V/100mA LDO and 300kHz CLK output, delivering 6A continuous and 9A peak output current in QFN-16 (3mm×3mm) package. It employs Constant-On-Time (COT) control for fast transient response, features internal 30mΩ/15mΩ MOSFETs, and supports laptop power rail generation with power-good signaling and thermal shutdown.
For engineers reviewing the NB670AGQ-P datasheet, NB670AGQ-P pinout, NB670AGQ-P application, or NB670AGQ-P equivalent, key selection considerations include its dual-regulator architecture (buck + LDO), 500kHz switching frequency, integrated OCP/OVP/UVP/fault latching, and dedicated CLK output for external charge pump drive-critical for compact 3.3V system power in space-constrained portable designs.
Technical Context
The NB670AGQ-P implements a COT-controlled synchronous buck topology with valley-current overcurrent protection using low-side RDS(ON) sensing. Its internal 5V VCC regulator powers control logic, while the 3.3V LDO switches over to VOUT once regulation is established, reducing quiescent loss during operation.
It integrates a 300kHz open-drain CLK output referenced to PGND, designed specifically to drive external charge pump circuits for gate-drive voltage generation. The power-good (PG) signal asserts after 0.5ms delay when VOUT reaches ≥95% of 3.3V and deasserts at ≤85%, with latch-off reset via EN or VIN power cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5V to 24V - Supports wide industrial and laptop adapter inputs without external pre-regulation |
| Output Voltage | Fixed 3.3V ±1.5% - Eliminates external feedback resistor network; stable across line/load/temperature |
| Continuous Output Current | 6A - Sustains full load in high-power portable SoC rails without derating at TA = 25°C |
| Switching Frequency | 500kHz typical - Enables compact magnetics (e.g., 2µH inductor) and balances EMI vs. efficiency |
| Internal MOSFET RDS(ON) | HS: 30mΩ / LS: 15mΩ - Minimizes conduction loss; enables >90% efficiency at 5A/12VIN |
| LDO Output | 3.3V/100mA with switch-over - Supplies keyboard controller or EC during standby; auto-transfers to main VOUT when regulated |
| CLK Output | 300kHz square wave - Drives external charge pump to generate ~12–15V gate drive without loading main converter |
| Protection Features | OCP (valley-current limit), OVP (130% trip), UVP (60% trip), thermal shutdown (150°C), latch-off reset via EN |
Pinout & Package
Package: QFN-16 (3mm × 3mm), exposed thermal pad on underside. Pin 1 marked by dot; pins numbered counterclockwise from top-left corner in top view.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1) | Main input supply | Accepts 5–24V; powers internal MOSFETs and VCC regulator; requires local ceramic decoupling |
| PGND (2) | Power ground return | High-current return path for HS/LS FETs and inductor; must connect to exposed pad with multiple vias |
| NC (3) | No connection | Internally unconnected; leave floating or tie to PGND per layout best practice |
| PG (4) | Open-drain power-good flag | Pulled low until VOUT ≥95% of 3.3V; 0.5ms delay; requires external pull-up to VCC or 3.3V |
| CLK (5) | 300kHz clock output | Drives external charge pump; rail-to-rail swing (0.05V–3.25V); referenced to PGND |
| LDO (6) | 3.3V LDO output | 100mA max; auto-switches to VOUT when regulation achieved; requires ≥4.7µF X7R/X5R ceramic |
| VOUT (7) | Output voltage sense & LDO input | Direct connection to output capacitor; senses 3.3V regulation; also supplies LDO switch-over path |
| SW (8,9) | Switch node | Connects to inductor and BST capacitor; swings from –0.3V to VIN+0.3V; high di/dt node requiring minimal loop area |
| BST (10) | Bootstrap supply | Capacitor between SW and BST forms floating supply for HS gate driver; requires 0.1µF X7R ceramic |
| VCC (11) | Internal 5V regulator output | Powers control circuitry; requires ≥1µF X7R/X5R ceramic; UVLO threshold = 4.65V |
| ENLDO (12) | LDO/VCC enable | Internally pulled high; drive low to disable entire IC including VCC; controls fault latch reset |
| EN (13) | Buck & CLK enable | Digital input; high = enable buck regulator and CLK; low = disable; not floated; supports UVLO adjustment |
| AGND (14) | Analog reference ground | Reference for FB comparator and VREF; separate from PGND to minimize noise coupling into regulation loop |
| Exposed Pad (15,16) | Thermal & power ground | Must be soldered to PCB thermal plane; primary heat dissipation path; electrically tied to PGND internally |
Key Features
| Feature | Design Value |
|---|---|
| Constant-On-Time (COT) Control | Enables <10µs load transient response without external compensation; stable with all-ceramic output capacitors |
| Integrated Dual Regulators | 3.3V/6A buck + 3.3V/100mA LDO with seamless switch-over reduces BOM count and standby power loss |
| 300kHz Dedicated CLK Output | Drives external charge pump to generate gate drive voltage for load switches-preserves main converter efficiency |
| Valley-Current OCP | Uses low-side RDS(ON) as current-sense element; no external sense resistor required; trip level fixed at 8.5A typical |
| Output Discharge | Internal 6Ω MOSFET actively discharges VOUT when EN is low or fault occurs-prevents residual voltage hold-up |
| Soft Start & Pre-bias Start-up | 1.8ms internal ramp; disables switching if VOUT is pre-biased above internal FB node-ensures safe hot-plug operation |
Applications
| Laptop Main 3.3V Rail | Tablet PC Core Logic Supply |
|---|---|
Use Scenario: Powers CPU I/O, chipset, and memory interfaces in ultrabook platforms with 12V or 19V adapter input. IC Role / Device Role / Timing Role: Primary step-down regulator delivering stable 3.3V at up to 6A; provides PG signal for system power sequencing. Use Value: Integrated LDO eliminates need for secondary regulator; COT control maintains tight regulation during burst-mode CPU loads. | Use Scenario: Supplies 3.3V to application processor, display interface, and touch controller in fanless tablet designs. IC Role / Device Role / Timing Role: High-efficiency buck converter with light-load skip mode; CLK output drives charge pump for display backlight FET gate drive. Use Value: 500kHz switching enables small 2µH inductor; QFN-16 footprint fits tight board real estate; thermal shutdown protects against enclosure overheating. |
| Networking System Management Rails | Flat Panel Display Logic Board |
Use Scenario: Generates 3.3V management rail for switch ASICs, PHYs, and microcontrollers in enterprise PoE switches. IC Role / Device Role / Timing Role: Secondary power stage downstream of 48V-to-12V intermediate bus; EN pin synchronized to system reset sequence. Use Value: Wide 5–24V input accommodates 12V intermediate bus variation; latch-off OVP prevents damage during transient surges on shared rail. | Use Scenario: Powers timing controller (TCON), LVDS transmitter, and EEPROM in LCD TV main board. IC Role / Device Role / Timing Role: Fixed 3.3V source with precise PG assertion; LDO supplies TCON standby power during panel off-state. Use Value: 3.3V LDO switch-over reduces no-load power to <240µA; PG delay ensures clean power-on reset for TCON firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | 3.3V adjustable via external resistors; 2A max output; no integrated LDO or CLK output | Suitable only for lower-current auxiliary rails; lacks dual-regulator integration and charge pump support | Select only if 2A output suffices and system already provides 3.3V LDO/CLK externally |
| RT7290AZSP | 3.3V fixed; 5A continuous; includes 5V LDO but no CLK output; uses current-mode control | Lower peak current capability; missing dedicated CLK limits gate-drive flexibility for external load switches | Prefer when 5V auxiliary rail is needed instead of 3.3V LDO, and charge pump functionality is unnecessary |
Compared with MP2451DT-LF-Z and RT7290AZSP, NB670AGQ-P uniquely combines 6A buck, integrated 3.3V LDO with switch-over, and 300kHz CLK in one QFN-16 package-enabling single-chip 3.3V system power with gate-drive support, where alternatives require additional ICs or sacrifice current capability.
Availability
NB670AGQ-P is available at Aetrix Electronics and suitable for laptop computer power rails, tablet PC core logic supplies, and flat-panel display logic boards requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for NB670AGQ-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
NB670AGQ-P belongs to MPS's high-current DC/DC converter product line, designed specifically for compact, efficient 3.3V system power in portable computing and consumer display applications where integration, thermal performance, and multi-rail support are critical.
FAQ
What is the purpose of the CLK pin on NB670AGQ-P?
The CLK pin outputs a 300kHz square wave referenced to PGND, intended to drive an external charge pump circuit. This generates ~12–15V gate-drive voltage for external load switches or high-side FETs without drawing current from the main buck converter, preserving its efficiency and thermal margin.
How does the LDO switch-over function work?
Once the main buck output (VOUT) reaches ≥3.15V and the power-good flag asserts, the internal 3.3V LDO shuts off and an internal MOSFET connects the LDO output pin directly to VOUT. This switch-over reduces quiescent power loss during normal operation while retaining 100mA auxiliary capability during startup or fault conditions.
Can NB670AGQ-P operate with ceramic output capacitors only?
Yes. Unlike traditional COT controllers, NB670AGQ-P includes internal ramp compensation that ensures stability with zero-ESR ceramic capacitors. This eliminates the need for electrolytic or high-ESR tantalum capacitors, reducing board area, cost, and output ripple.
What triggers latch-off protection and how is it reset?
Latch-off is triggered by overvoltage (OVP ≥130%), undervoltage (UVP ≤60%), overcurrent (valley-current limit exceeded), or thermal shutdown (TJ ≥150°C). It disables the high-side FET and holds the low-side FET on until inductor current decays to zero. Reset occurs only by pulling EN low or cycling VIN power.
Is NB670AGQ-P suitable for new designs despite the "NOT RECOMMENDED" notice?
No. The "NOT RECOMMENDED FOR NEW DESIGNS" designation indicates MPS has superseded NB670AGQ-P with newer-generation parts (e.g., MPQ4420 series) offering improved efficiency, smaller packages, or enhanced protection. Aetrix recommends evaluating MPQ4420A-AEC1 or MPQ4470 for new designs requiring similar specs.
What is the role of AGND versus PGND in layout?
AGND is the analog reference ground for the feedback comparator and internal VREF; it must be routed separately from PGND (high-current power ground) and connected to the PGND plane at a single point near the IC to prevent noise coupling into the regulation loop. Mixing them degrades load/line regulation accuracy.
Does NB670AGQ-P support pre-biased output start-up?
Yes. During start-up, if VOUT is pre-biased above the internal FB node voltage, the NB670AGQ-P disables both high-side and low-side FETs until the internal reference ramps above the sensed output voltage. This prevents reverse current flow and ensures controlled, glitch-free power-on sequencing.
NB670AGQ-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 6A
- Voltage/Current - Output 2:
- 3.3V, 100mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 22V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
NB670AGQ-P FAQ
1.How can I place an order for NB670AGQ-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NB670AGQ-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB670AGQ-P reliable?
The price and inventory of NB670AGQ-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB670AGQ-P is usually 5 days.
3.What payment methods are accepted for NB670AGQ-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB670AGQ-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB670AGQ-P?
NB670AGQ-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB670AGQ-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB670AGQ-P?
For technical support, including NB670AGQ-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB670AGQ-P requirements.
6.How does Aetrix verify that NB670AGQ-P is sourced from the original manufacturer or authorized distributors?
All NB670AGQ-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB670AGQ-P meets industry standards.
7.What is the process for return or replacement of NB670AGQ-P?
All NB670AGQ-P units undergo pre-shipment inspection (PSI). If there is an issue with NB670AGQ-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB670AGQ-P part is unused and in its original packaging.
Return procedure for NB670AGQ-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB670AGQ-P Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

