Monolithic Power Systems Inc. NB670GQ-P
- Part No.:
- NB670GQ-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-PowerVFQFN
- Datasheet:
-
NB670GQ-P.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:445
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB670GQ-P from Monolithic Power Systems is a fully integrated 5V–24V input, 3.3V fixed-output synchronous buck converter with integrated 3.3V/100mA LDO and 300kHz CLK output, delivering 6A continuous / 9A peak current in QFN-16 (3mm×3mm) package. It employs Constant-On-Time (COT) control for fast transient response, features internal 30mΩ/15mΩ MOSFETs, and targets high-density power rails in laptop and tablet mainboard applications.
For engineers reviewing the NB670GQ-P datasheet, NB670GQ-P pinout, NB670GQ-P application, or NB670GQ-P equivalent, key selection criteria include its dual-regulator architecture (buck + LDO), 500kHz switching frequency, PG open-drain signal timing (0.5ms delay), and EN/ENLDO dual-enable logic for sequenced power-up in portable systems.
Technical Context
The NB670GQ-P integrates a COT-controlled synchronous buck stage with valley-current OCP, internal 5V VCC LDO, and a dedicated 3.3V LDO with switch-over functionality that connects to VOUT once output reaches 3.15V. Its block diagram confirms independent control paths for buck regulation, LDO enable, and CLK generation - all synchronized to VIN and AGND references.
Operation includes automatic transition between PWM (CCM) and skip-mode (DCM) based on load, with internal ramp compensation enabling stable ceramic-capacitor-only output filtering. Protection logic implements latch-off reset via EN low or VIN power cycle, not auto-recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5V to 24V - supports wide-range industrial and notebook adapter inputs without external pre-regulation |
| Output Voltage | 3.3V fixed - eliminates external feedback resistors; ±1.5% tolerance (3.285–3.415V) ensures I/O rail compliance |
| Continuous Output Current | 6A - sufficient for CPU core I/O, GPU memory, or chipset auxiliary rails in compact form factors |
| Switching Frequency | 500kHz typical - balances EMI performance and inductor size; supports 2µH standard inductors |
| LDO Output | 3.3V/100mA - powers keyboard controllers or EC during system standby with internal switch-over to VOUT at 3.15V |
| CLK Output | 300kHz square wave - drives external charge pump to generate gate drive voltage without loading main converter |
| Power Good Delay | 0.5ms - provides deterministic timing margin before downstream logic release after VOUT stabilization |
| Thermal Shutdown | 150°C with 25°C hysteresis - enables safe thermal recovery without manual reset in thermally constrained layouts |
Pinout & Package
Package: QFN-16 (3mm × 3mm), exposed thermal pad on underside. Pin 1 marked by dot; pins 8/9/15/16 are exposed pad connections tied to PGND internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN | Main input supply rail | Accepts 5–24V; requires low-ESR ceramic input capacitor placed adjacent to pin with wide copper pour |
| 2 PGND | Power ground return | Primary current return path for high-side/low-side switches; must be connected directly to exposed pad |
| 4 PG | Open-drain power-good indicator | Pulled low until VOUT ≥ 95% of 3.3V; 0.5ms delay ensures reliable system sequencing |
| 5 CLK | 300kHz clock output | Drives external charge pump; rail-to-rail swing (0.05V–3.25V) supports standard CMOS loads |
| 6 LDO | 3.3V LDO output | Switches to VOUT when main regulator stabilizes; requires ≥4.7µF X7R/X5R ceramic decoupling |
| 7 VOUT | Output voltage sense & LDO input | Direct connection to output capacitor; also serves as LDO switch-over source - trace must avoid SW node coupling |
| 8,9,15,16 SW | Switch node | Connects to inductor and BST capacitor; high di/dt node requiring minimal loop area and no vias |
| 10 BST | Bootstrap supply | Forms floating gate drive for high-side MOSFET; requires 0.1µF ceramic capacitor between BST and SW |
| 11 VCC | Internal 5V regulator output | Powers control circuitry; requires ≥1µF X7R/X5R ceramic cap close to pin |
| 12 ENLDO | LDO/VCC enable | Internally pulled high; drive low to disable entire IC including VCC - used for full-system shutdown |
| 13 EN | Buck & CLK enable | Digital input controlling only buck regulator and CLK; must not be left floating per datasheet |
| 14 AGND | Analog reference ground | Reference for FB, OVP/UVP comparators; separate from PGND to minimize noise coupling into regulation loop |
Key Features
| Feature | Design Value |
|---|---|
| Constant-On-Time (COT) control | Enables <10µs load transient response without external compensation components |
| Integrated 30mΩ/15mΩ MOSFETs | Reduces conduction loss at 6A load - typical efficiency >92% at 12VIN/3.3VOUT |
| Internal soft-start | 1.8ms typical ramp time prevents inrush current and ensures controlled VOUT rise |
| Output discharge circuit | 6Ω internal MOSFET actively discharges VOUT when EN is low or fault occurs - avoids residual voltage hold-up |
| Proprietary switching loss reduction | Optimizes dead-time and gate drive timing to minimize shoot-through and body-diode conduction losses |
Applications
| Laptop Mainboard Power | Tablet System-on-Module |
|---|---|
Use Scenario: Primary 3.3V rail for chipset I/O, USB PHY, and embedded controller in ultrabook designs. IC Role / Device Role / Timing Role: Synchronous buck converter with integrated LDO providing clean, sequenced 3.3V supply; PG signal coordinates southbridge initialization. Use Value: Eliminates need for discrete LDO and external sequencing IC - reduces BOM count by 3 components and saves 12mm² PCB area. | Use Scenario: Core 3.3V supply for ARM-based SoM with dynamic power states (S0–S5). IC Role / Device Role / Timing Role: Dual-enable architecture (EN/ENLDO) allows independent control of main rail and standby LDO; CLK drives charge pump for always-on PMIC gate drive. Use Value: Enables zero-power standby mode: ENLDO off disables VCC/LDO while EN remains active for wake-on-LAN support. |
| Flat Panel Display Logic Board | Networking Edge Device |
Use Scenario: 3.3V supply for display timing controller (TCON) and HDMI interface logic. IC Role / Device Role / Timing Role: High-efficiency buck stage delivers stable 3.3V under variable backlight load; PG signal validates rail before video processing starts. Use Value: 500kHz switching avoids audible noise in display audio circuits; COT control maintains regulation during rapid TCON burst loads. | Use Scenario: Auxiliary 3.3V rail for PoE-powered Ethernet switch ASIC and management MCU. IC Role / Device Role / Timing Role: Input range up to 24V supports 24V PoE midspan input; LDO supplies EC during brownout events when main rail dips below UVLO. Use Value: Internal 4.65V VCC UVLO plus EN-based adjustable UVLO allows precise brownout threshold setting - improves system resilience. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter with integrated LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | Single 3.3V buck only; no integrated LDO or CLK output; 2A max output; 3mm×3mm TSOT23-8 | Suitable for low-current peripherals only; lacks dual-rail capability and system sequencing signals | Select only if BOM cost is primary constraint and LDO/CLK functions are implemented externally |
| RT7290AZSP | 3.3V buck + 3.3V LDO, but LDO is non-switching (fixed 100mA); no CLK output; 4A continuous; QFN-16 (4mm×4mm) | Provides basic dual-rail function but cannot drive external charge pumps or support seamless LDO-to-VOUT switchover | Choose when thermal margin is critical - larger package offers lower θJA (50°C/W vs. 70°C/W) |
Compared with MP2451DT-LF-Z and RT7290AZSP, NB670GQ-P uniquely integrates CLK generation and LDO switch-over, enabling single-chip solutions for portable systems requiring coordinated power sequencing, gate drive support, and standby rail optimization - at the trade-off of higher pin count and QFN-16 footprint.
Availability
NB670GQ-P is available at Aetrix Electronics and suitable for laptop computer, tablet PC, and flat panel television applications requiring stable component supply, long-term lifecycle continuity, and RoHS-compliant packaging.
Supply support for NB670GQ-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over 20 years of expertise in DC-DC conversion and power management.
NB670GQ-P belongs to MPS's high-current integrated buck converter product line, designed specifically for space-constrained portable computing platforms requiring multi-rail power with minimal external components and robust protection.
FAQ
What is the purpose of the dual-enable pins EN and ENLDO?
EN controls only the buck regulator and CLK output, while ENLDO enables or disables the entire IC including VCC and the 3.3V LDO. When ENLDO is low, all regulators shut down - this allows full-system power gating. EN must not be left floating and should be driven by a logic signal or resistive divider per datasheet Table 1.
How does the LDO switch-over function work?
The internal 3.3V LDO powers external circuitry during startup. Once VOUT reaches 3.15V and PG asserts, an internal MOSFET connects LDO output to VOUT, disabling the LDO to reduce quiescent loss. This switch-over is deglitched with 20µs filtering to prevent glitches during transient conditions.
Can NB670GQ-P operate with ceramic-only output capacitors?
Yes - unlike traditional COT converters, NB670GQ-P includes internal ramp compensation that ensures stability with low-ESR ceramic capacitors. No additional ESR is required, enabling smaller footprint, lower ripple, and reduced BOM cost versus electrolytic+ceramic hybrid solutions.
What is the role of the CLK output beyond driving charge pumps?
The 300kHz CLK is a buffered, rail-to-rail square wave intended solely for external charge pump circuits generating gate drive voltages. It is not intended for clock distribution, timing reference, or synchronization with other ICs - its jitter and phase accuracy are not specified for such uses.
Why does NB670GQ-P specify "NOT RECOMMENDED FOR NEW DESIGNS"?
This designation indicates MPS has superseded NB670GQ-P with newer-generation parts offering improved efficiency, smaller packages, or enhanced protection. However, NB670GQ-P remains fully qualified, in production, and supported with full documentation - suitable for legacy design refresh, repair, or cost-sensitive volume programs where redesign is not feasible.
How is thermal performance affected by the exposed pad connection?
The exposed pad (pins 8/9/15/16) must be soldered to a solid PGND copper plane with ≥4 thermal vias to achieve the specified θJA of 70°C/W. Inadequate pad connection increases junction temperature by up to 40°C at 6A load, potentially triggering thermal shutdown prematurely.
Does NB670GQ-P support pre-biased output startup?
Yes - if VOUT is pre-biased above the internal reference voltage at startup, the IC disables both high-side and low-side switches until the internal soft-start reference exceeds the sensed FB voltage. This prevents reverse current flow and ensures controlled ramp-up even with hot-plug or battery-backed outputs.
NB670GQ-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 6A
- Voltage/Current - Output 2:
- 3.3V, 100mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 22V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
NB670GQ-P FAQ
1.How can I place an order for NB670GQ-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NB670GQ-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB670GQ-P reliable?
The price and inventory of NB670GQ-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB670GQ-P is usually 5 days.
3.What payment methods are accepted for NB670GQ-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB670GQ-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB670GQ-P?
NB670GQ-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB670GQ-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB670GQ-P?
For technical support, including NB670GQ-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB670GQ-P requirements.
6.How does Aetrix verify that NB670GQ-P is sourced from the original manufacturer or authorized distributors?
All NB670GQ-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB670GQ-P meets industry standards.
7.What is the process for return or replacement of NB670GQ-P?
All NB670GQ-P units undergo pre-shipment inspection (PSI). If there is an issue with NB670GQ-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB670GQ-P part is unused and in its original packaging.
Return procedure for NB670GQ-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB670GQ-P Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

