Monolithic Power Systems Inc. NB670GQ-Z
- Part No.:
- NB670GQ-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-PowerVFQFN
- Datasheet:
-
NB670GQ-Z.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB670GQ-Z from Monolithic Power Systems is a fully integrated 5V–24V input, 3.3V fixed-output synchronous buck converter with integrated 3.3V/100mA LDO and 300kHz CLK output. It delivers 6A continuous / 9A peak output current in a QFN-16 (3mm×3mm) package, employs Constant-On-Time control for fast transient response, and includes OCP, OVP, UVP, thermal shutdown, and output discharge-targeting compact power rails in laptop and tablet mainboard designs.
For engineers reviewing the NB670GQ-Z datasheet, NB670GQ-Z pinout, NB670GQ-Z application, or NB670GQ-Z equivalent, key selection considerations include its dual-regulator architecture (buck + LDO), integrated charge-pump clock, COT-based loop stability with ceramic-capable compensation, and latch-off reset via EN or VIN power cycle-critical for embedded power sequencing and standby rail management.
Technical Context
The NB670GQ-Z integrates a high-side MOSFET (30mΩ RDS(ON)) and low-side MOSFET (15mΩ RDS(ON)) in a single QFN-16 package, operating at 500kHz nominal switching frequency with internal soft-start and valley-current overcurrent protection. Its Constant-On-Time control dynamically adjusts on-time based on VIN/VOUT ratio to maintain stable frequency across input voltage range.
It features dual enable logic: ENLDO controls global regulator enable (including VCC and LDO), while EN independently toggles the buck converter and 300kHz CLK output. The LDO switches over to VOUT once VOUT exceeds 3.15V and PG asserts, eliminating LDO dropout loss during normal operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5V to 24V - supports wide-range industrial and computing input rails including 12V and 19V laptop adapters. |
| Output Voltage | Fixed 3.3V ±1.5% - eliminates external feedback resistors; regulated by internal 3.35V reference with 1.8ms soft-start. |
| Continuous Output Current | 6A - sufficient for CPU I/O, chipset, or memory subsystems without external heatsinking under typical PCB layout. |
| Switching Frequency | 500kHz - balances EMI performance and inductor size; enables use of ≤2.2µH shielded power inductors. |
| LDO Output | 3.3V/100mA - powers keyboard controllers or EC during system standby; auto-switches to VOUT when main rail is active. |
| CLK Output | 300kHz open-drain square wave - drives external charge pump to generate gate drive voltage for load switches, isolating efficiency impact from main converter. |
| Protection Features | OCP (valley-current limit at 8.5A), OVP (130% VOUT latch), UVP (60% VOUT latch), thermal shutdown (150°C), UVLO (4.65V VCC threshold). |
Pinout & Package
Package: QFN-16 (3mm × 3mm, exposed thermal pad on underside). Pin mapping validated per MPS NB670 Rev. 1.02 datasheet, Page 5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Main power input | Supplies high-side switch and internal circuitry; requires low-ESR ceramic input capacitor placed adjacent to pin. |
| PGND (Pin 2) | Power ground return | High-current return path for both buck and LDO; must connect directly to exposed thermal pad with multiple vias. |
| NC (Pin 3) | No connection | Internally unconnected; leave floating or tie to PGND per layout best practice. |
| PG (Pin 4) | Open-drain power-good indicator | Asserts high after 0.5ms delay when VOUT ≥ 95% of 3.3V; requires external pull-up to VCC or 3.3V rail. |
| CLK (Pin 5) | Charge-pump clock output | 300kHz square wave with 3.1–3.4V high-level; drives external Dickson or voltage-doubler charge pump. |
| LDO (Pin 6) | 3.3V LDO output | Delivers up to 100mA; decoupled with ≥4.7µF X7R/X5R ceramic; auto-switches to VOUT when main rail is stable. |
| VOUT (Pin 7) | Output voltage sense & LDO switchover input | Direct connection to output capacitor; serves as feedback node and LDO source post-switchover; trace must avoid SW node coupling. |
| SW (Pins 8,9,15,16) | Switch node | Drives external inductor; experiences full VIN-to-GND swing; requires minimal copper area and short routing to reduce EMI. |
| BST (Pin 10) | Bootstrap supply | Connects to SW via 0.1µF ceramic capacitor to provide gate drive voltage for high-side MOSFET. |
| VCC (Pin 11) | Internal 5.15V regulator output | Powers control logic and drivers; requires ≥1µF ceramic decoupling; UVLO threshold set at 4.65V. |
| ENLDO (Pin 12) | Global enable | Internally pulled high; drive low to disable entire IC (VCC, buck, LDO, CLK); determines startup sequence priority. |
| EN (Pin 13) | Buck & CLK enable | Digital control for buck converter and CLK only; independent of LDO/VCC state; must not be left floating. |
| AGND (Pin 14) | Analog ground reference | Reference for internal bandgap, error amplifier, and PG comparator; separate from PGND to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Proprietary switching loss reduction | Optimizes dead-time and gate drive timing to minimize shoot-through and conduction loss in CCM/DCM modes. |
| Internal ramp compensation | Enables stable regulation with zero-ESR ceramic output capacitors-eliminates need for bulk electrolytic or RC snubbers. |
| Output discharge function | Activates internal 6Ω MOSFET to safely discharge VOUT when EN is deasserted or fault occurs-prevents back-powering downstream circuits. |
| Valley-current OCP | Detects low-side FET RDS(ON) voltage during conduction to trigger cycle-by-cycle current limiting at 8.5A typical-avoids inductor saturation. |
| LDO switchover with 20µs deglitch | Transfers LDO load to VOUT once VOUT > 3.15V and PG asserts, with built-in filtering to prevent glitch-induced brownout on auxiliary rail. |
Applications
| Laptop Mainboard Core Rail | Tablet PC I/O Subsystem |
|---|---|
Use Scenario: Powers CPU I/O, chipset, and DDR termination in ultra-thin laptop platforms with 12V or 19V adapter input. IC Role / Device Role / Timing Role: Primary 3.3V synchronous buck regulator with integrated LDO for EC/keyboard controller and CLK for display backlight gate drivers. Use Value: Reduces BOM count by consolidating main rail, standby rail, and gate-drive clock generation into one QFN-16 device-cutting board area by >30% vs discrete solutions. | Use Scenario: Supplies 3.3V to touch controller, USB PHY, and audio codec in fanless tablet designs with thermally constrained layouts. IC Role / Device Role / Timing Role: High-efficiency buck converter with light-load DCM/skip mode and output discharge-enabling rapid power-state transitions and zero-voltage wake-up. Use Value: Achieves >88% efficiency at 10mA load via adaptive DCM control and internal LDO shutdown, extending battery runtime in always-on sensor modes. |
| Networking System Management ASIC Rail | Flat Panel Display Logic Board |
Use Scenario: Generates clean 3.3V for FPGA configuration, PHY management, and microcontroller in enterprise PoE-powered switches. IC Role / Device Role / Timing Role: Regulator with robust OVP/UVP latching and thermal shutdown-ensuring fail-safe behavior during hot-swap or cable-fault events. Use Value: Fault latching resets only on EN deassertion or VIN power cycle-preventing uncontrolled re-attempts during sustained overvoltage conditions. | Use Scenario: Powers TCON (timing controller), LVDS transmitter, and EDID EEPROM in LCD monitor mainboards with 24V DC input. IC Role / Device Role / Timing Role: Buck converter with precise 3.3V output and PG signal used for system power sequencing and backlight enable synchronization. Use Value: PG delay of 0.5ms provides deterministic timing margin for downstream logic initialization-reducing risk of display initialization failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current synchronous buck converter with auxiliary LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | Single 3.3V buck only (no LDO or CLK); 2A output; 34V max input; no PG or switchover. | Suitable for simpler point-of-load where auxiliary rail is supplied separately. | Select if cost-sensitive design requires only main rail and can tolerate higher external component count. |
| RT7295BGJ8F | 3.3V buck + 3.3V/200mA LDO + PG; 5A output; no CLK output; different enable logic (single EN). | Offers higher LDO current but lacks dedicated CLK for external charge pumps. | Prefer when auxiliary rail load exceeds 100mA and charge-pump gate drive is not required. |
Compared with MP2451DT-LF-Z and RT7295BGJ8F, the NB670GQ-Z uniquely integrates a 300kHz CLK output for isolated gate-drive generation and automatic LDO switchover-making it optimal for space-constrained computing platforms requiring coordinated power sequencing and minimal external components.
Availability
NB670GQ-Z is available at Aetrix Electronics and suitable for laptop computer mainboards, tablet PC I/O subsystems, and flat-panel display logic boards requiring stable component supply and long-term production continuity.
Supply support for NB670GQ-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The NB670 belongs to MPS's high-current integrated buck converter product line, engineered specifically for compact, multi-rail computing and consumer electronics applications where integration of buck, LDO, and clock generation reduces solution size and improves power-tree reliability.
FAQ
What is the purpose of the CLK pin on NB670GQ-Z?
The CLK pin outputs a 300kHz square wave used to drive an external charge pump circuit-typically generating 12–15V to bias high-side load switches or display backlight drivers. It activates once VIN exceeds the UVLO threshold and remains active as long as EN is high, independent of LDO state.
How does the LDO switchover function work?
When VOUT rises above 3.15V and the PG signal asserts, the internal LDO regulator shuts off and an internal MOSFET connects the LDO output pin directly to VOUT. This switchover occurs with 20µs deglitch filtering to prevent false triggering during transient conditions, reducing quiescent loss during normal operation.
Can NB670GQ-Z operate with only ceramic output capacitors?
Yes. Unlike traditional COT controllers, NB670GQ-Z includes internal ramp compensation that ensures stability with zero-ESR ceramic capacitors-eliminating the need for bulk electrolytic or RC networks. A minimum 22µF X7R/X5R ceramic capacitor is recommended at VOUT.
What happens during an overcurrent event?
During overcurrent, the NB670GQ-Z triggers valley-current limiting using the low-side MOSFET's RDS(ON) as a current-sense element. If the sensed current exceeds 8.5A, PWM cycles are blocked until the fault clears. Persistent overcurrent leads to UVP-triggered latch-off, resettable only by pulling EN low or cycling VIN.
Is NB670GQ-Z suitable for new designs?
No. The datasheet explicitly states "NOT RECOMMENDED FOR NEW DESIGNS." While fully functional and supported, MPS has superseded this part with newer-generation converters offering improved efficiency, lower quiescent current, and enhanced protection. Aetrix recommends evaluating MPQ4420A or MPQ4470 for new projects.
How is thermal performance managed in QFN-16 package?
The NB670GQ-Z uses the exposed thermal pad (pins 8,9,15,16) as primary heat path. With θJA = 70°C/W on a 4-layer PCB, it sustains 6A continuous load at +25°C ambient. For higher ambient or sustained peak loads, thermal vias under the pad and copper pour on inner layers are mandatory to maintain junction temperature below 125°C.
What is the role of AGND versus PGND?
AGND is the reference for analog circuits (error amplifier, reference, PG comparator) and must be routed separately from PGND-the high-current return path for switches and LDO. Connecting AGND to PGND only at the exposed pad minimizes noise coupling into feedback and regulation paths, preserving output voltage accuracy and transient response.
NB670GQ-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 500kHz
- Voltage/Current - Output 1:
- 3.3V, 6A
- Voltage/Current - Output 2:
- 3.3V, 100mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 22V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
NB670GQ-Z FAQ
1.How can I place an order for NB670GQ-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for NB670GQ-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB670GQ-Z reliable?
The price and inventory of NB670GQ-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB670GQ-Z is usually 5 days.
3.What payment methods are accepted for NB670GQ-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB670GQ-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB670GQ-Z?
NB670GQ-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB670GQ-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB670GQ-Z?
For technical support, including NB670GQ-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB670GQ-Z requirements.
6.How does Aetrix verify that NB670GQ-Z is sourced from the original manufacturer or authorized distributors?
All NB670GQ-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB670GQ-Z meets industry standards.
7.What is the process for return or replacement of NB670GQ-Z?
All NB670GQ-Z units undergo pre-shipment inspection (PSI). If there is an issue with NB670GQ-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB670GQ-Z part is unused and in its original packaging.
Return procedure for NB670GQ-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB670GQ-Z Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

