Monolithic Power Systems Inc. NB679GD-P
- Part No.:
- NB679GD-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 12-PowerVFQFN
- Datasheet:
-
NB679GD-P.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,892
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NB679GD-P from Monolithic Power Systems is a fully integrated synchronous buck converter with fixed 5 V output, delivering up to 8 A continuous and 10 A peak current from a 5.5–24 V input. It integrates adaptive constant-on-time (COT) control, DC auto-tune loop, and a built-in 5 V/100 mA LDO with switch-over capability. Designed for high-efficiency power delivery in space-constrained computing systems, it operates at 700 kHz with ultrasonic mode support and features OCP, OVP, UVP, and thermal shutdown.
For engineers reviewing the NB679GD-P datasheet, NB679GD-P pinout, NB679GD-P application, or NB679GD-P equivalent, key selection criteria include its QFN-12 (2 mm × 3 mm) package, 1% output voltage accuracy, 100 µA quiescent current in shutdown, and dual enable control (EN/ENLDO) enabling independent buck and LDO sequencing in portable power architectures.
Technical Context
The NB679GD-P employs adaptive COT control with internal one-shot timing to maintain stable 700 kHz switching across input and load variations, while its DC auto-tune loop dynamically adjusts the reference to achieve ±0.5% load regulation without external compensation. The architecture integrates high-side and low-side MOSFETs with 25 mΩ and 12 mΩ RDS(on), respectively, enabling high efficiency from 100 mA to full 8 A load.
It supports two operational modes: normal PWM mode above critical current (~3.5 A at 12 VIN), and ultrasonic mode (USM) when EN is biased between 1.4–1.8 V-suppressing audible noise during light-load conditions by dynamically extending off-time and reducing switching frequency below 25 kHz only when necessary.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5.5 V to 24 V - supports wide industrial and computing rail inputs including 12 V and 19 V adapter supplies. |
| Output Voltage | Fixed 5.0 V ±1% - eliminates external feedback resistors and ensures precise USB-compliant or logic-supply rail accuracy. |
| Continuous Output Current | 8 A - enables single-chip 5 V supply for CPU cores, GPU subsystems, or multi-rail SoC domains without external current sharing. |
| Switching Frequency | 700 kHz - balances EMI performance, inductor size (e.g., 1.5 µH), and efficiency across mid-to-high load ranges. |
| Quiescent Current | 100 µA in shutdown - minimizes standby power loss in always-on system states such as S3/S4 sleep modes. |
| LDO Output | 5 V / 100 mA with switch-over - automatically transitions from internal LDO to VOUT-derived supply once VOUT ≥ 4.8 V, reducing dropout loss and heat generation. |
| Protection Features | OCP (valley-current limit), OVP (122% VREF), UVP-1 (75% VREF, 32 µs delay), UVP-2 (50% VREF), thermal shutdown (140°C, 25°C hysteresis) - provides robust fault containment without external circuitry. |
| Package | QFN-12 (2 mm × 3 mm, 0.5 mm pitch) - enables compact layout with exposed thermal pad for ≤70°C/W θJA on 4-layer PCBs. |
Pinout & Package
The NB679GD-P is housed in a thermally enhanced QFN-12 package (2 mm × 3 mm, 0.5 mm pitch) with an exposed thermal pad (PGND-connected) for efficient heat dissipation in high-current applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN | Main power input | Accepts 5.5–24 V; requires low-ESR ceramic input capacitor placed adjacent to minimize high-frequency ripple and switching noise coupling. |
| 2 PGND | Power ground return | High-current return path for both buck and LDO; must be connected to thermal pad and share low-inductance plane with VIN decoupling. |
| 3 PG | Open-drain power-good indicator | Asserts high after 750 µs when VOUT reaches 95% of 5 V; used for system power sequencing and fault monitoring. |
| 4 NC | No connection | Unbonded pin; must remain unconnected and unstubbed to avoid parasitic coupling or EMI issues. |
| 5 VOUT | Output voltage sense & LDO input | Kelvin-sense node for regulation; also feeds internal LDO switch-over circuit-requires direct trace to output capacitor with >25-mil width and no vias. |
| 6 LDO | 5 V auxiliary output | Delivers 100 mA; requires ≥4.7 µF X7R/X5R ceramic capacitor close to pin; enabled by ENLDO high or floating. |
| 7 SW | Switch node | Drives external inductor; swings from ~0 V to VIN; demands short, wide copper pour and minimal loop area to reduce EMI and shoot-through risk. |
| 8 BST | Bootstrap supply | Connects to SW via 0.1 µF ceramic capacitor to generate gate drive voltage for high-side MOSFET; critical for reliable 100% duty operation. |
| 9 VCC | Internal bias regulator output | Powers control logic; requires ≥1 µF ceramic decoupling; regulated to 3.6 V ±5% for stable gate driver and reference operation. |
| 10 AGND | Analog signal ground | Kelvin reference for FB and protection comparators; must be routed separately from PGND and tied at single point near VOUT/VCC decoupling. |
| 11 EN | Buck regulator enable | Digital input: high (>1.3 V) enables buck; 1.4–1.8 V selects ultrasonic mode; <0.2 V disables and triggers output discharge. |
| 12 ENLDO | LDO enable | Internally pulled high; drive low to disable 5 V LDO-enables independent control of main rail and standby rail. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates external compensation components and maintains stable regulation with ceramic or POSCAP output capacitors across temperature and aging. |
| DC auto-tune loop | Corrects long-term DC error between VFB and VREF in real time, achieving <±0.5% load regulation without sacrificing transient response speed. |
| Ultrasonic mode (USM) | Activates automatically under light load when EN = 1.4–1.8 V, suppressing audible coil whine while maintaining regulation via dynamic off-time extension. |
| Integrated 5 V/100 mA LDO with switch-over | Reduces conduction loss by routing LDO input from VOUT (≥4.8 V) instead of VIN once main rail is stable-improving efficiency by ~15% at 50 mA load. |
| Valley-current OCP | Uses low-side MOSFET RDS(on) for cycle-by-cycle current sensing-no external sense resistor required, minimizing BOM count and board space. |
| Output discharge function | Activates internal 6 Ω MOSFET when EN goes low or fault occurs, safely discharging VOUT to prevent back-powering or latch-up in hot-swap scenarios. |
Applications
| Laptop Mainboard Power | Tablet System-on-Chip (SoC) Rail |
|---|---|
Use Scenario: Primary 5 V domain powering CPU I/O, USB controllers, and display interface logic in thin-and-light notebooks. IC Role / Device Role / Timing Role: Main synchronous buck regulator providing regulated 5 V at up to 8 A with fast load-step response to handle bursty CPU activity. Use Value: Eliminates need for discrete power stages and external compensation, reducing solution size by >30% versus controller+MOSFET alternatives. | Use Scenario: Core power rail for ARM-based application processors in Android tablets requiring tight voltage tolerance and low-noise operation. IC Role / Device Role / Timing Role: Fixed-output buck converter with ultrasonic mode ensuring silent operation during video playback or idle states. Use Value: USM reduces acoustic noise below 20 kHz while maintaining <1% output deviation-critical for consumer-grade audio/video devices. |
| Network Attached Storage (NAS) Board | Flat Panel Display Logic Supply |
Use Scenario: 5 V supply for SATA controller, Ethernet PHY, and flash memory interface in embedded NAS platforms with thermal constraints. IC Role / Device Role / Timing Role: High-current, thermally robust buck converter operating continuously at 6–7 A with junction temperature monitored via internal thermal shutdown. Use Value: QFN-12 package with exposed thermal pad achieves <70°C/W θJA, enabling fanless operation in sealed enclosures up to 65°C ambient. | Use Scenario: Auxiliary 5 V rail for timing controller (TCON), LVDS transmitter, and backlight logic in LCD/LED TV mainboards. IC Role / Device Role / Timing Role: Dual-rail source: primary buck for main logic and integrated LDO for always-on TCON standby functions. Use Value: Independent EN/ENLDO pins allow sequenced startup-buck powers main logic first, then LDO enables TCON after PG assertion-reducing inrush current and system boot time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-output synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z | Same 5 V/8 A output, but uses voltage-mode control (not COT); lacks integrated LDO and ultrasonic mode; 500 kHz switching. | Suitable for cost-sensitive industrial controls where acoustic noise is not critical and separate LDO is acceptable. | Select MP2315 if lower BOM cost and simpler loop tuning are prioritized over light-load noise and integrated auxiliary rail. |
| RT7295BGJ8F | 5 V/8 A with COT control and 700 kHz, but no integrated LDO; includes programmable soft-start and external sync capability. | Better suited for synchronized multi-rail systems (e.g., server VRMs) where timing coordination across rails is required. | Choose RT7295B when system-level clock synchronization or adjustable soft-start is needed, and external LDO can be added. |
Compared with MP2315DJ-LF-Z and RT7295BGJ8F, the NB679GD-P uniquely combines fixed 5 V regulation, ultrasonic mode, and a switch-over LDO in a single QFN-12 package-making it optimal for space- and noise-constrained portable computing where auxiliary rail integration reduces component count and improves standby efficiency.
Availability
NB679GD-P is available at Aetrix Electronics and suitable for laptop mainboard power, tablet SoC rail, network-attached storage (NAS) boards, and flat panel display logic supply requiring stable component supply, consistent parametric performance, and long-term lifecycle support.
Supply support for NB679GD-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The NB679GD-P belongs to MPS's NB-series high-current buck converters, engineered specifically for compact, high-efficiency DC/DC conversion in portable computing and consumer electronics where thermal density, acoustic performance, and integration are critical.
FAQ
What is the minimum input voltage required for the NB679GD-P to start switching?
The NB679GD-P has an input UVLO rising threshold of 4.45–4.7 V. It begins switching only when VIN exceeds this range; hysteresis of 450 mV ensures stable turn-on without oscillation near the threshold. Below 4.45 V, the device remains in shutdown with <2 µA quiescent current.
Can the NB679GD-P operate with only ceramic output capacitors?
Yes-the NB679GD-P's adaptive COT control and internal compensation are explicitly designed for stability with ceramic output capacitors. The datasheet confirms stable operation with ≥22 µF X7R/X5R ceramics and specifies ESR-independent loop behavior, eliminating need for tantalum or polymer alternatives.
How does the LDO switch-over function work, and when does it activate?
The LDO switches from VIN-derived to VOUT-derived supply when VOUT reaches ≥4.8 V and the PG signal asserts high. This transition reduces dropout loss and improves LDO efficiency by ~15% at 50 mA load. It is automatic and requires no external control signals or configuration.
What is the purpose of the NC pin (Pin 4), and how should it be handled on the PCB?
Pin 4 is an unconnected (NC) die pad with no internal bond wire. It must remain electrically isolated-no trace, solder mask opening, or thermal relief should connect to it. Leaving it floating prevents parasitic coupling into sensitive analog nodes like AGND or VOUT, preserving regulation accuracy and noise immunity.
Does the NB679GD-P support external synchronization of its switching frequency?
No-the NB679GD-P uses fixed-frequency adaptive COT control with no SYNC pin or external clock input. Its 700 kHz nominal frequency varies slightly with input/output conditions but is not programmable or synchronizable. For sync-capable alternatives, consider MPS's MPQ4470 or Richtek's RT7295B.
How is thermal shutdown triggered, and what happens after it activates?
Thermal shutdown activates when junction temperature exceeds 140°C (typical), turning off both high- and low-side MOSFETs and asserting PG low. After cooldown to ~115°C (25°C hysteresis), the device reinitiates soft-start-ramping VOUT from zero-without requiring EN toggle or power cycle, enabling autonomous recovery in thermally intermittent environments.
Is the NB679GD-P RoHS-compliant and lead-free?
Yes-the NB679GD-P is fully RoHS-compliant, lead-free, and halogen-free per MPS's green status documentation. It meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL-3) and is qualified for reflow soldering per IPC/JEDEC J-STD-020 standards.
NB679GD-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 12-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 700kHz
- Voltage/Current - Output 1:
- 5V, 8A
- Voltage/Current - Output 2:
- 5V, 100mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5.5V ~ 24V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x3)
NB679GD-P FAQ
1.How can I place an order for NB679GD-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NB679GD-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NB679GD-P reliable?
The price and inventory of NB679GD-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NB679GD-P is usually 5 days.
3.What payment methods are accepted for NB679GD-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NB679GD-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NB679GD-P?
NB679GD-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NB679GD-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NB679GD-P?
For technical support, including NB679GD-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NB679GD-P requirements.
6.How does Aetrix verify that NB679GD-P is sourced from the original manufacturer or authorized distributors?
All NB679GD-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NB679GD-P meets industry standards.
7.What is the process for return or replacement of NB679GD-P?
All NB679GD-P units undergo pre-shipment inspection (PSI). If there is an issue with NB679GD-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NB679GD-P part is unused and in its original packaging.
Return procedure for NB679GD-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NB679GD-P Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

