Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7S02M5

Name: NC7S02M5
Brand: onsemi
SKU: NC7S02M5
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7S02M5

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SC-74A, SOT-753

Datasheet:: NC7S02M5.pdf

Description:: IC GATE NOR 1CH 2-INP SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,183

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7S02M5 from ON Semiconductor is a single 2-input high-speed CMOS NOR gate in SOT23-5 package, operating across 2V–6V supply, with 3.5 ns typical propagation delay, <1 µA quiescent current, and ±2 mA balanced output drive. It serves as a logic-level combinatorial gate in space-constrained digital control paths such as power sequencers and interface enable logic.

For engineers reviewing the NC7S02M5 datasheet, pinout, applications, or equivalent options, this page delivers verified package mapping, validated timing parameters at 3V/5V, confirmed input/output voltage thresholds, and real-world substitution guidance for low-power logic integration.

Technical Context

The NC7S02M5 implements a three-stage CMOS gain structure to ensure high noise immunity and reduced sensitivity to input edge rate. Its advanced silicon gate process enables consistent performance across 2V–6V VCC while maintaining balanced tPLH/tPHL delays.

ESD protection diodes are integrated on both inputs and output relative to VCC and GND rails. Unused inputs must be held HIGH or LOW - floating inputs are prohibited per datasheet specification.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 6.0 V - supports direct interfacing with 3.3 V and 5 V logic families without level shifters
tPD (Typ)	3.5 ns at VCC = 5 V, CL = 15 pF - enables use in sub-100 MHz clock-domain control logic
I_OH/I_OL	−2 mA / +2 mA - provides sufficient drive for fan-out of 2–4 standard TTL or CMOS loads
V_IL/V_IH	0.3 VCC / 0.7 VCC - ensures robust noise margin (>0.9 V at 3 V supply) in noisy industrial environments
I_CC (Max)	10 µA at VCC = 6 V - allows battery-backed or energy-harvesting systems to maintain logic state with negligible static drain
Operating Temp	−40°C to +85°C - qualified for industrial-grade embedded control and automotive body electronics

Pinout & Package

SOT23-5 package (JEDEC MO-178), 1.6 mm body width, 0.95 mm height, gull-wing leads. Thermal resistance θ_JA = 300°C/W.

Pin/Terminal	Circuit Role	Design Meaning
1	A (Input)	First logic input; internally tied to ESD diode network referenced to VCC and GND
2	B (Input)	Second logic input; identical electrical characteristics to Pin 1
3	GND	Ground reference for all internal circuitry and I/O; must be low-impedance connection
4	Y (Output)	NOR function output (Y = A + B); capable of sourcing/sinking ±2 mA with rail-to-rail swing
5	VCC	Positive supply rail; decoupling capacitor (0.1 µF) required within 5 mm of this pin

Key Features

Feature	Design Value
High-Speed Propagation	3.5 ns typical tPD at 5 V enables tight-timing control in reset, enable, and interrupt signal conditioning
Ultra-Low Quiescent Current	<1 µA ICC allows deployment in always-on monitoring circuits without compromising battery life
Balanced Output Drive	±2 mA drive strength ensures symmetrical rise/fall times and predictable loading behavior
Wide Supply Range	2V–6V operation eliminates need for separate voltage regulators in mixed-supply systems
Integrated ESD Protection	Diodes on all pins rated to ±20 mA - reduces external TVS requirements in board-level ESD design

Applications

Power Sequencing Control	Interface Enable Logic
Use Scenario: Coordinating startup order of multiple voltage rails in FPGA or microprocessor power supplies. IC Role / Device Role / Timing Role: NOR gate implements active-low enable combining for PMIC sequencing signals. Use Value: 3.5 ns delay and rail-to-rail output ensure deterministic timing alignment between 3.3 V and 1.8 V domain enables.	Use Scenario: Enabling/disabling peripheral interfaces (e.g., UART, SPI) based on system mode or sleep state. IC Role / Device Role / Timing Role: Logic-level combiner for dual-control signals driving an EN pin on a level shifter or transceiver. Use Value: Low ICC and 2V–6V compatibility allow direct connection to diverse host and peripheral I/O voltages.
Low-Power Sensor Interface	Reset Signal Conditioning
Use Scenario: Combining wake-up signals from multiple environmental sensors in battery-powered IoT nodes. IC Role / Device Role / Timing Role: Active-low OR function (via DeMorgan) to assert MCU interrupt on any sensor event. Use Value: Sub-1 µA quiescent current preserves multi-year battery life while maintaining immediate response latency.	Use Scenario: Debouncing and synchronizing manual reset button inputs before feeding to microcontroller reset pin. IC Role / Device Role / Timing Role: Glitch-free NOR-based SR latch or pulse stretcher in conjunction with RC network. Use Value: Balanced tPLH/tPHL and high noise immunity prevent spurious resets in electrically noisy enclosures.

Power Sequencing Control

Interface Enable Logic

Use Scenario: Coordinating startup order of multiple voltage rails in FPGA or microprocessor power supplies.

IC Role / Device Role / Timing Role: NOR gate implements active-low enable combining for PMIC sequencing signals.

Use Value: 3.5 ns delay and rail-to-rail output ensure deterministic timing alignment between 3.3 V and 1.8 V domain enables.

Use Scenario: Enabling/disabling peripheral interfaces (e.g., UART, SPI) based on system mode or sleep state.

IC Role / Device Role / Timing Role: Logic-level combiner for dual-control signals driving an EN pin on a level shifter or transceiver.

Use Value: Low ICC and 2V–6V compatibility allow direct connection to diverse host and peripheral I/O voltages.

Low-Power Sensor Interface

Reset Signal Conditioning

Use Scenario: Combining wake-up signals from multiple environmental sensors in battery-powered IoT nodes.

IC Role / Device Role / Timing Role: Active-low OR function (via DeMorgan) to assert MCU interrupt on any sensor event.

Use Value: Sub-1 µA quiescent current preserves multi-year battery life while maintaining immediate response latency.

Use Scenario: Debouncing and synchronizing manual reset button inputs before feeding to microcontroller reset pin.

IC Role / Device Role / Timing Role: Glitch-free NOR-based SR latch or pulse stretcher in conjunction with RC network.

Use Value: Balanced tPLH/tPHL and high noise immunity prevent spurious resets in electrically noisy enclosures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G02DBVR	Higher drive (±24 mA), 1.65–5.5 V range, 3.7 ns tPD at 3.3 V; SC70-5 package same footprint	Preferred where higher fan-out or faster edge rates needed; not suitable for 6 V operation	Select when interfacing with 1.8 V logic or requiring stronger drive; verify VCC max limit in 5 V systems
74AUP1G02GW,125	Lower ICC (0.9 µA typ), 0.8–3.6 V range, 6.1 ns tPD at 3.0 V; SC70-5 package	Better for ultra-low-power sub-3 V designs; insufficient for 5 V or mixed-voltage signal translation	Choose for energy-critical 3 V-only systems; avoid if 5 V tolerance or speed >5 ns is required

Compared with SN74LVC1G02DBVR and 74AUP1G02GW,125, the NC7S02M5 uniquely supports 6 V operation and delivers best-in-class speed at 3.5 ns while maintaining sub-1 µA ICC - making it optimal for industrial 5 V control logic where voltage margin and timing precision are jointly critical.

Availability

NC7S02M5 is available at Aetrix Electronics and suitable for power sequencing control, interface enable logic, low-power sensor interface, and reset signal conditioning requiring stable component supply and long-term industrial availability.

Supply support for NC7S02M5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and discrete devices for automotive, industrial, and cloud infrastructure applications.

The NC7S02M5 belongs to the TinyLogic® HS family - designed specifically for high-speed, low-power, space-constrained digital logic functions in portable and industrial electronics.

FAQ

What is the maximum supply voltage rating for NC7S02M5?

The NC7S02M5 has an absolute maximum supply voltage (VCC) rating of +7.0 V, but its recommended operating range is 2.0 V to 6.0 V. Operation at 6.0 V is fully characterized and supported across temperature, with VOH/VOL and timing parameters guaranteed per datasheet. Exceeding 7.0 V risks permanent damage.

Does NC7S02M5 support 1.8 V logic levels?

No - the NC7S02M5 is not specified for 1.8 V operation. Its minimum recommended VCC is 2.0 V, and VIH/VIL thresholds scale with VCC (0.7 VCC / 0.3 VCC). At 1.8 V, input recognition fails and output swing degrades; use SN74LVC1G02 or 74AUP1G02 instead for true 1.8 V compatibility.

Is NC7S02M5 pin-compatible with NC7S02P5X?

Yes - NC7S02M5 (SOT23-5) and NC7S02P5X (SC70-5) share identical pinout: Pin 1 = A, Pin 2 = B, Pin 3 = GND, Pin 4 = Y, Pin 5 = VCC. However, their footprints differ: SOT23-5 has 1.6 mm body width and 0.95 mm height; SC70-5 is smaller (1.25 mm wide, 0.9 mm height) and requires PCB layout revision.

What is the thermal resistance (θJA) of NC7S02M5 in its SOT23-5 package?

The NC7S02M5 in SOT23-5 package (MA05B) has a junction-to-ambient thermal resistance (θJA) of 300°C/W under standard JEDEC test conditions (single-layer 1 in² copper pad). This value assumes no additional copper pour; adding thermal vias and ground plane reduces effective θJA by up to 40% in production layouts.

Can unused inputs on NC7S02M5 be left floating?

No - unused inputs on NC7S02M5 must be externally tied HIGH or LOW. Floating inputs cause increased ICC, unpredictable output states, and potential oscillation due to intermediate biasing of CMOS gates. The datasheet explicitly prohibits floating inputs and specifies this in Recommended Operating Conditions (Note 2).

NC7S02M5 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7S

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 2.6mA, 2.6mA

Input Logic Level - Low:: 0.5V

Input Logic Level - High:: 1.5V

Max Propagation Delay @ V, Max CL:: 17ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

NC7S02M5 FAQ

1.How can I place an order for NC7S02M5 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7S02M5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7S02M5 reliable?

The price and inventory of NC7S02M5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7S02M5 is usually 5 days.

3.What payment methods are accepted for NC7S02M5?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7S02M5 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7S02M5?

NC7S02M5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7S02M5 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7S02M5?

For technical support, including NC7S02M5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7S02M5 requirements.

6.How does Aetrix verify that NC7S02M5 is sourced from the original manufacturer or authorized distributors?

All NC7S02M5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7S02M5 meets industry standards.

7.What is the process for return or replacement of NC7S02M5?

All NC7S02M5 units undergo pre-shipment inspection (PSI). If there is an issue with NC7S02M5, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7S02M5 part is unused and in its original packaging.

Return procedure for NC7S02M5:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…