Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7S08M5X-L22090

Name: NC7S08M5X-L22090
Brand: onsemi
SKU: NC7S08M5X-L22090
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7S08M5X-L22090

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SC-74A, SOT-753

Datasheet:: NC7S08M5X-L22090.pdf

Description:: IC GATE AND 1CH 2-INP SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,467

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7S08M5X-L22090 from onsemi is a single 2-input high-performance CMOS AND gate in SOT23-5 package, operating across 2 V–6 V supply, with 3.5 ns typical propagation delay, ±2 mA balanced output drive, and ESD-protected inputs/outputs. It serves as a logic-level combinatorial gate in space-constrained digital control paths such as power sequencing and interface enable logic.

For engineers reviewing the NC7S08M5X-L22090 datasheet, pinout, applications, or equivalent options, this page delivers verified package mapping, functional truth table alignment, VCC range validation, propagation delay under load, and real-world noise immunity behavior per onsemi's Rev. 10 datasheet.

Technical Context

The NC7S08M5X-L22090 implements a single-stage AND function using advanced silicon gate CMOS technology, with three gain stages between input and output to ensure high noise immunity and reduced sensitivity to input edge rate. Its input structure includes inherent ESD protection diodes referenced to VCC and GND rails.

It operates over −40 °C to +85 °C ambient temperature with guaranteed performance at 2.0 V, 3.0 V, 4.5 V, and 6.0 V supply voltages, and supports input rise/fall times from 5 ns/V (at 6 V) to 20 ns/V (at 2 V), enabling compatibility with mixed-voltage logic families.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V – 6.0 V: Supports direct interfacing with 2.5 V, 3.3 V, and 5 V logic systems without level shifters.
tPD (Typ)	3.5 ns at 5 V, CL = 15 pF: Enables use in sub-100 MHz clock-domain gating and fast enable/disable control paths.
IOL / IOH	±2 mA at 3 V: Sufficient to directly drive one standard TTL input or two 74LVC inputs without buffering.
VIH / VIL	0.7 × VCC / 0.3 × VCC (3–6 V): Ensures robust voltage-margin compatibility with LVTTL and LVCMOS outputs.
ICC (Max)	10 µA at 6 V, −40 °C to +85 °C: Enables battery-backed or ultra-low-power standby modes in always-on subsystems.
ESD Protection	HBM ±2000 V: Eliminates need for external TVS diodes in board-level ESD zones per IEC 61000-4-2 Level 2.

Pinout & Package

SOT23-5 package (Case 527AH), 3.00 mm × 1.50 mm × 0.95 mm body, 0.95 mm pitch, Pb-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1	A	Primary logic input; must be actively driven HIGH or LOW - floating prohibited per design rule.
2	B	Secondary logic input; electrically identical to Pin 1, with matched input capacitance (≤10 pF).
3	GND	Ground reference for internal logic and output stage; requires low-inductance connection to system ground plane.
4	Y	AND-gated output; rail-to-rail swing with ≤0.1 V VOL at 2 mA sink, suitable for fanout-2 LVC loads.
5	VCC	Positive supply; decoupling capacitor (0.1 µF ceramic) required within 3 mm of this pin for stable AC operation.

Key Features

Feature	Design Value
Three-stage gain architecture	Provides >400 mV noise margin at 3 V and reduces susceptibility to slow-edge-induced glitches.
Balanced propagation delays	tPLH ≈ tPHL ensures symmetrical timing in bidirectional control paths like bus arbitration signals.
Inherent ESD protection	Diodes to VCC/GND eliminate need for external clamps in handheld or industrial I/O modules.
Micro footprint	SOT23-5 enables placement in <1.5 mm² board area - ideal for wearables and compact sensor nodes.

Applications

Power Sequencing Control	Interface Enable Logic
Use Scenario: Coordinating startup order of multiple DC-DC converters in FPGA or SoC power domains. IC Role / Device Role / Timing Role: AND gate enabling downstream regulator EN pin only when both upstream rails are valid. Use Value: Prevents latch-up by enforcing strict voltage-rail dependency with <3.5 ns decision latency.	Use Scenario: Enabling SPI peripheral CS lines only when master clock and reset are stable. IC Role / Device Role / Timing Role: Combinatorial gate synchronizing interface readiness across asynchronous reset domains. Use Value: Eliminates race conditions during cold boot with guaranteed setup/hold margins at 3.3 V.
Low-Power Sensor Interface	Industrial I/O Conditioning
Use Scenario: Gating wake-up interrupt from motion sensor only when system is not in deep sleep. IC Role / Device Role / Timing Role: Active-HIGH enable gate combining motion event and sleep-state signals. Use Value: Reduces quiescent current to <10 µA while maintaining sub-10 ns response to wake events.	Use Scenario: Validating dual-channel safety interlock signals before enabling motor driver output. IC Role / Device Role / Timing Role: Fail-safe logic element requiring simultaneous assertion of two independent fault-clear signals. Use Value: Delivers deterministic 3.5 ns decision window and ±2 mA drive into optocoupler LED loads.

Power Sequencing Control

Interface Enable Logic

Use Scenario: Coordinating startup order of multiple DC-DC converters in FPGA or SoC power domains.

IC Role / Device Role / Timing Role: AND gate enabling downstream regulator EN pin only when both upstream rails are valid.

Use Value: Prevents latch-up by enforcing strict voltage-rail dependency with <3.5 ns decision latency.

Use Scenario: Enabling SPI peripheral CS lines only when master clock and reset are stable.

IC Role / Device Role / Timing Role: Combinatorial gate synchronizing interface readiness across asynchronous reset domains.

Use Value: Eliminates race conditions during cold boot with guaranteed setup/hold margins at 3.3 V.

Low-Power Sensor Interface

Industrial I/O Conditioning

Use Scenario: Gating wake-up interrupt from motion sensor only when system is not in deep sleep.

IC Role / Device Role / Timing Role: Active-HIGH enable gate combining motion event and sleep-state signals.

Use Value: Reduces quiescent current to <10 µA while maintaining sub-10 ns response to wake events.

Use Scenario: Validating dual-channel safety interlock signals before enabling motor driver output.

IC Role / Device Role / Timing Role: Fail-safe logic element requiring simultaneous assertion of two independent fault-clear signals.

Use Value: Delivers deterministic 3.5 ns decision window and ±2 mA drive into optocoupler LED loads.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G08DBVR	Higher drive (±32 mA), wider temp range (−40 °C to +125 °C), same SOT23-5 package.	Required for automotive under-hood environments or high-current LED driving.	Select when higher output current or extended temperature compliance is mandatory.
74AHC1G08GW,125	Lower ICC (1 µA typ), slower tPD (5.5 ns typ at 5 V), SC-70-5 package (smaller footprint).	Suitable for ultra-low-power IoT endpoints where speed <5 ns is acceptable.	Prefer when minimizing static power dominates over propagation delay in battery-operated nodes.

Compared with SN74LVC1G08DBVR and 74AHC1G08GW,125, the NC7S08M5X-L22090 offers optimal balance of speed (3.5 ns), low ICC (<10 µA), and proven industrial reliability in SOT23-5 - making it ideal for cost-sensitive, space-constrained 3.3 V control logic where 125 °C rating is unnecessary.

Availability

NC7S08M5X-L22090 is available at Aetrix Electronics and suitable for power sequencing control, interface enable logic, low-power sensor interface, and industrial I/O conditioning requiring stable component supply and long-term obsolescence management.

Supply support for NC7S08M5X-L22090 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.

The TinyLogic HS family, including NC7S08M5X-L22090, was designed for high-speed, low-power combinatorial logic in space-constrained embedded systems - emphasizing minimal board area, broad VCC tolerance, and robust noise immunity.

FAQ

What is the maximum operating temperature for NC7S08M5X-L22090?

The NC7S08M5X-L22090 is specified for operation from −40 °C to +85 °C ambient temperature per its Recommended Operating Conditions table. Junction temperature must not exceed +150 °C, and thermal resistance (θJA) is 320 °C/W in SOT23-5 package - requiring appropriate PCB copper pour for sustained 85 °C operation. The NC7S08M5X-L22090 does not support extended temperature grades.

Does NC7S08M5X-L22090 support 2.5 V logic levels?

Yes, the NC7S08M5X-L22090 fully supports 2.5 V operation: VCC min is 2.0 V, VIH is guaranteed ≥1.5 V (0.7 × VCC at 3–6 V, and fixed 1.5 V threshold at 2.0 V), and VOL remains ≤0.1 V at 2 mA sink. This allows direct interfacing with 2.5 V LVTTL and mixed-signal ASICs without level translation. The NC7S08M5X-L22090 maintains 3.5 ns tPD at 5 V but increases to ~11 ns at 2.5 V per AC characterization.

Is NC7S08M5X-L22090 pin-compatible with other TinyLogic devices in SOT23-5?

No - the NC7S08M5X-L22090 uses the standard AND gate pinout (A, B, GND, Y, VCC), but other TinyLogic functions (e.g., inverters, OR gates) in SOT23-5 have different pin assignments. For example, NC7S04 (inverter) places Y on Pin 2 and GND on Pin 3. Always verify pin configuration using Figure 2 in the NC7S08 datasheet - the NC7S08M5X-L22090 is not a drop-in replacement for non-AND variants.

What is the input leakage current specification for NC7S08M5X-L22090?

The NC7S08M5X-L22090 specifies input leakage current (IIN) as ±0.1 µA typical and ±1.0 µA maximum at 6.0 V and −40 °C to +85 °C. This low leakage ensures reliable operation in high-impedance sensing circuits and prevents unintended biasing of upstream drivers. Measured with VIN = VCC or GND, the NC7S08M5X-L22090 meets this spec across full temperature and voltage range.

Can NC7S08M5X-L22090 drive a 50 pF capacitive load reliably?

Yes - the NC7S08M5X-L22090 is characterized up to 50 pF load: at 2.0 V VCC, tPLH/tPHL is 20 ns (max), and transition time is 25 ns (max). At 3.0 V, delay is 11 ns (max) - confirming reliable operation into typical PCB trace + input capacitance loads. The NC7S08M5X-L22090 maintains rail-to-rail output swing and <0.1 V VOL even under 50 pF, provided layout minimizes stub length and ground inductance.

NC7S08M5X-L22090 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7S

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 2.6mA, 2.6mA

Input Logic Level - Low:: 0.5V

Input Logic Level - High:: 1.5V

Max Propagation Delay @ V, Max CL:: 17ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

NC7S08M5X-L22090 FAQ

1.How can I place an order for NC7S08M5X-L22090 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7S08M5X-L22090 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7S08M5X-L22090 reliable?

The price and inventory of NC7S08M5X-L22090 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7S08M5X-L22090 is usually 5 days.

3.What payment methods are accepted for NC7S08M5X-L22090?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7S08M5X-L22090 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7S08M5X-L22090?

NC7S08M5X-L22090 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7S08M5X-L22090 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7S08M5X-L22090?

For technical support, including NC7S08M5X-L22090 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7S08M5X-L22090 requirements.

6.How does Aetrix verify that NC7S08M5X-L22090 is sourced from the original manufacturer or authorized distributors?

All NC7S08M5X-L22090 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7S08M5X-L22090 meets industry standards.

7.What is the process for return or replacement of NC7S08M5X-L22090?

All NC7S08M5X-L22090 units undergo pre-shipment inspection (PSI). If there is an issue with NC7S08M5X-L22090, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7S08M5X-L22090 part is unused and in its original packaging.

Return procedure for NC7S08M5X-L22090:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…