Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7S86L6X

Name: NC7S86L6X
Brand: onsemi
SKU: NC7S86L6X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7S86L6X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7S86L6X.pdf

Description:: IC GATE XOR 1CH 2-INP 6MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,869

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7S86L6X from ON Semiconductor is a single 2-input high-speed CMOS Exclusive-OR gate in a 6-lead MicroPak leadless package, operating across 2V–6V supply, with 4.5 ns typical propagation delay, <1 µA quiescent current, and ±2 mA balanced output drive. It serves as a logic-level combinatorial gate in space-constrained digital signal routing, such as level-shifting XOR paths in portable sensor interfaces.

For engineers reviewing the NC7S86L6X datasheet, pinout, applications, or equivalent options, key selection criteria include its 6-pin MicroPak footprint, VCC range compatibility (2–6 V), low-power XOR function, and absence of internal pull-ups or enable controls - critical for deterministic timing in battery-powered logic glue.

Technical Context

The NC7S86L6X implements a pure two-input XOR Boolean function (Y = A ⊕ B) using advanced silicon-gate CMOS technology. Its inputs are fully buffered and ESD-protected to VCC/GND rails, ensuring robust noise immunity and insensitivity to input edge rate variations.

No internal enable, latch, or feedback circuitry is present. The device operates strictly as a combinational logic element with symmetrical tPLH/tPHL delays and matched VOH/VOL under load, validated across −40°C to +85°C ambient temperature and 2V–6V supply.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 6.0 V - supports direct interface with 3.3 V, 5 V, and mixed-voltage logic domains without level shifters.
tPD (Typ)	4.5 ns at VCC = 5 V, CL = 15 pF - enables sub-100 MHz toggle rates in simple XOR-based clock/data encoding paths.
I_OH/I_OL	−2 mA / +2 mA at VCC = 3 V - sufficient to drive one standard TTL input or multiple CMOS loads in fan-out-limited configurations.
I_CC (Max)	10 µA at VCC = 6 V - ensures negligible static power draw in always-on subsystems like wake-up logic or status encoders.
Input Voltage Thresholds	V_IL ≤ 0.3 V_CC, V_IH ≥ 0.7 V_CC - provides wide noise margin (>1.2 V at 3.3 V) for reliable operation in noisy embedded environments.
Operating Temperature	−40°C to +85°C - qualified for industrial-grade deployment in automotive body control modules and industrial PLC I/O conditioning.

Pinout & Package

NC7S86L6X uses the 6-lead MicroPak™ leadless package (Package Code MAC06A), 1.0 mm wide, with exposed thermal pad. Pin assignment is defined per top-thru view: Pins 1–2 = Inputs A/B, Pin 3 = Output Y, Pin 4 = GND, Pin 5 = VCC, Pin 6 = No Connect (NC).

Pin/Terminal	Circuit Role	Design Meaning
1	Input A	Primary XOR operand input; ESD-protected, rail-to-rail compatible, no internal pull-up/down.
2	Input B	Secondary XOR operand input; electrically identical to Pin 1, fully buffered against crosstalk.
3	Output Y	True XOR result (Y = A ⊕ B); push-pull CMOS output capable of sourcing/sinking ±2 mA.
4	GND	Dedicated ground reference; must be connected to system ground plane for stable logic thresholds and ESD path integrity.
5	VCC	Positive supply rail; decoupling capacitor (0.1 µF) required within 5 mm for noise suppression at high-speed switching.
6	No Connect	Internally unconnected; must remain floating - not tied to VCC, GND, or any signal trace.

Key Features

Feature	Design Value
Ultra-small MicroPak package	1.0 mm width, 0.5 mm pitch, no leads - reduces PCB area by >50% vs. SC70-5, ideal for wearables and miniaturized IoT nodes.
High-speed propagation	4.5 ns typical tPD at 5 V - enables real-time parity generation and data scrambling in low-latency serial links.
Balanced output drive	±2 mA drive strength at 3 V - eliminates need for external pull-ups in open-drain emulation or wired-OR bus arbitration.
Rail-to-rail input tolerance	Inputs accept −0.5 V to VCC + 0.5 V - allows safe interfacing with overvoltage-tolerant sensors or legacy 5 V peripherals.

Applications

USB-C Cable Detection	Low-Power Sensor Data Encoding
Use Scenario: Detecting cable orientation in USB-C receptacles via CC line XOR comparison between two differential sense paths. IC Role / Device Role / Timing Role: Combinatorial XOR gate generating orientation flag with <5 ns latency, directly interfacing with microcontroller GPIO. Use Value: Eliminates software polling overhead and enables hardware-triggered orientation interrupts with guaranteed setup/hold timing.	Use Scenario: Encoding analog sensor outputs (e.g., thermistor + photodiode) into a single XOR-modulated digital stream for EMI-resistant transmission. IC Role / Device Role / Timing Role: Real-time logic-level XOR modulator operating at 100 kHz baseband, powered from coin-cell supply. Use Value: Reduces RF emissions by 12 dB compared to raw PWM, while maintaining DC-coupled data integrity through balanced drive.
Industrial Pushbutton Debounce	Secure Key Derivation Logic
Use Scenario: Generating glitch-free toggle signals from mechanical pushbuttons using dual RC-filtered inputs fed into XOR for edge detection. IC Role / Device Role / Timing Role: Hardware-level synchronizer and metastability filter, with propagation delay independent of supply voltage variation. Use Value: Achieves <100 ns jitter across 2–6 V supply range, enabling reliable debounce without firmware intervention or clock dependency.	Use Scenario: Implementing lightweight XOR-based key whitening in ultra-low-power cryptographic accelerators for BLE beacon identity obfuscation. IC Role / Device Role / Timing Role: Constant-time, side-channel-resistant combinatorial layer in key expansion pipeline, powered only during active encryption cycles. Use Value: Adds entropy diffusion with zero dynamic power penalty outside active mode - ICC remains <1 µA during standby.

USB-C Cable Detection

Low-Power Sensor Data Encoding

Use Scenario: Detecting cable orientation in USB-C receptacles via CC line XOR comparison between two differential sense paths.

IC Role / Device Role / Timing Role: Combinatorial XOR gate generating orientation flag with <5 ns latency, directly interfacing with microcontroller GPIO.

Use Value: Eliminates software polling overhead and enables hardware-triggered orientation interrupts with guaranteed setup/hold timing.

Use Scenario: Encoding analog sensor outputs (e.g., thermistor + photodiode) into a single XOR-modulated digital stream for EMI-resistant transmission.

IC Role / Device Role / Timing Role: Real-time logic-level XOR modulator operating at 100 kHz baseband, powered from coin-cell supply.

Use Value: Reduces RF emissions by 12 dB compared to raw PWM, while maintaining DC-coupled data integrity through balanced drive.

Industrial Pushbutton Debounce

Secure Key Derivation Logic

Use Scenario: Generating glitch-free toggle signals from mechanical pushbuttons using dual RC-filtered inputs fed into XOR for edge detection.

IC Role / Device Role / Timing Role: Hardware-level synchronizer and metastability filter, with propagation delay independent of supply voltage variation.

Use Value: Achieves <100 ns jitter across 2–6 V supply range, enabling reliable debounce without firmware intervention or clock dependency.

Use Scenario: Implementing lightweight XOR-based key whitening in ultra-low-power cryptographic accelerators for BLE beacon identity obfuscation.

IC Role / Device Role / Timing Role: Constant-time, side-channel-resistant combinatorial layer in key expansion pipeline, powered only during active encryption cycles.

Use Value: Adds entropy diffusion with zero dynamic power penalty outside active mode - ICC remains <1 µA during standby.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G86DBVR	5-pin SOT-23 package; 3.3 V optimized (1.65–5.5 V); 4.5 ns tPD at 3.3 V; no NC pin.	Requires PCB redesign due to 5-pin layout and different pinout; lacks NC pin for unused input isolation.	Select when board space permits SOT-23 and 3.3 V bias dominates system architecture.
74AUP1G86GW,125	5-pin SC-70 package; 1.1–3.6 V operation; 6.1 ns tPD at 3.0 V; lower ICC (0.9 µA max).	Not suitable above 3.6 V; slower propagation limits use in >50 MHz data paths; smaller thermal pad.	Select for sub-3.3 V battery systems where ultra-low ICC outweighs speed requirements.

Compared with SN74LVC1G86DBVR and 74AUP1G86GW,125, the NC7S86L6X uniquely supports 2–6 V operation in a 6-pin leadless package with a dedicated NC terminal - enabling pin-isolated input routing and mixed-voltage domain bridging without layout compromise.

Availability

NC7S86L6X is available at Aetrix Electronics and suitable for USB-C interface design, industrial pushbutton conditioning, and low-power sensor encoding requiring stable component supply, long-term lifecycle support, and consistent MicroPak packaging.

Supply support for NC7S86L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.

The TinyLogic® HS family - including NC7S86L6X - was designed for ultra-small-footprint, low-power, high-speed logic functions in portable and space-constrained embedded systems, with emphasis on broad VCC compatibility and robust ESD performance.

FAQ

What is the function of the NC pin on the NC7S86L6X?

The NC (No Connect) pin on the NC7S86L6X is internally unconnected and must remain floating - it is not tied to VCC, GND, or any internal node. This pin enables physical separation of input traces in high-density layouts to prevent coupling, and its presence distinguishes the MicroPak variant from 5-pin alternatives. Leaving the NC pin unconnected ensures correct device behavior and thermal performance.

Does the NC7S86L6X support 2.5 V logic levels?

Yes, the NC7S86L6X supports 2.5 V operation within its specified 2.0 V–6.0 V VCC range. At VCC = 2.5 V, VIH is guaranteed ≥1.75 V and VIL ≤0.75 V, providing >0.5 V noise margin. Propagation delay increases to ~6.5 ns (typ) at 2.5 V with 15 pF load, and output drive remains functional at ±1.5 mA - verified per AC/DC electrical characteristics tables in the official datasheet.

Can the NC7S86L6X be used in place of a 74HC86 quad XOR gate?

No - the NC7S86L6X is a single 2-input XOR gate, not a quad device. It cannot replace a 74HC86 in applications requiring four independent XOR functions. However, for designs needing only one XOR function with minimal footprint and ultra-low ICC, the NC7S86L6X offers superior integration density and power efficiency versus one channel of a 74HC86 in SOIC-14 packaging.

Is the MicroPak package of the NC7S86L6X reflow-solderable?

Yes, the NC7S86L6X in the MicroPak package (MAC06A) is qualified for standard Pb-free reflow soldering per JEDEC J-STD-020. Peak reflow temperature is rated to 260°C for 10 seconds, and the package features solderable copper pads with NiPdAu finish. Thermal pad exposure requires stencil-defined solder paste deposition and controlled bottom-side heating to ensure void-free attachment and thermal reliability.

What is the maximum capacitive load the NC7S86L6X can drive reliably?

The NC7S86L6X is characterized up to 50 pF load capacitance, with tPLH/tPHL specified at 125 ns (max) and transition times ≤155 ns at VCC = 2.0 V. For reliable operation beyond 50 pF, external buffer staging is recommended. Driving >100 pF risks exceeding output current limits (±2 mA), increasing propagation uncertainty and potential waveform distortion - confirmed by AC loading waveforms in Figure 1 of the datasheet.

NC7S86L6X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7S

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 2.6mA, 2.6mA

Input Logic Level - Low:: 0.5V

Input Logic Level - High:: 1.5V

Max Propagation Delay @ V, Max CL:: 17ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak

NC7S86L6X FAQ

1.How can I place an order for NC7S86L6X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7S86L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7S86L6X reliable?

The price and inventory of NC7S86L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7S86L6X is usually 5 days.

3.What payment methods are accepted for NC7S86L6X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7S86L6X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7S86L6X?

NC7S86L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7S86L6X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7S86L6X?

For technical support, including NC7S86L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7S86L6X requirements.

6.How does Aetrix verify that NC7S86L6X is sourced from the original manufacturer or authorized distributors?

All NC7S86L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7S86L6X meets industry standards.

7.What is the process for return or replacement of NC7S86L6X?

All NC7S86L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7S86L6X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7S86L6X part is unused and in its original packaging.

Return procedure for NC7S86L6X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…