Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7S86P5X-L22057

Name: NC7S86P5X-L22057
Brand: onsemi
SKU: NC7S86P5X-L22057
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7S86P5X-L22057

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NC7S86P5X-L22057.pdf

Description:: IC GATE XOR 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:893

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7S86P5X-L22057 from onsemi is a single 2-input high-performance CMOS exclusive-OR gate in SC-88A (SOT-353) package, operating across 2 V–6 V supply, with 4.5 ns typical propagation delay at 5 V and ±2 mA balanced output drive. It serves as a logic-level combinatorial gate in low-power digital signal routing, clock domain interfacing, and control path decision logic.

For engineers reviewing the NC7S86P5X-L22057 datasheet, pinout, applications, or equivalent options, key selection criteria include V_CC range compatibility, input/output voltage thresholds at target supply, propagation delay under 50 pF load, and SC-88A footprint constraints in space-constrained PCB layouts.

Technical Context

The NC7S86P5X-L22057 implements IEEE/IEC-standard XOR logic (Y = A ⊕ B) using advanced silicon-gate CMOS fabrication, delivering balanced t_PLH/t_PHL delays and matched rise/fall times. Its inputs are buffered to ensure high noise immunity and insensitivity to input edge rate variations.

ESD protection diodes are integrated between each I/O pin and both V_CC and GND rails, supporting robust operation in noisy industrial environments. The device is specified for −40 °C to +85 °C ambient operation and requires unused inputs to be tied HIGH or LOW-floating inputs are prohibited.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.0 V to 6.0 V - supports direct interface with 3.3 V, 5 V, and mixed-voltage logic systems without level shifters
t_PD (Typ)	4.5 ns at V_CC = 5 V, C_L = 15 pF - enables use in sub-100 MHz combinational paths with timing margin
I_OH/I_OL	−2.0 mA / +2.0 mA at V_CC = 3.0 V - drives standard TTL and CMOS loads with symmetrical fan-out capability
V_IH/V_IL	0.7 V_CC / 0.3 V_CC - ensures reliable logic recognition across full V_CC range without external biasing
I_CC (Max)	10 µA at V_CC = 6.0 V, T_A = −40 to +85 °C - suitable for always-on battery-backed logic monitoring circuits
C_IN	10 pF max - minimizes capacitive loading on upstream drivers and preserves signal integrity in high-speed traces

Pinout & Package

NC7S86P5X-L22057 uses the SC-88A (SOT-353) 5-pin surface-mount package: 1.45 mm × 1.0 mm × 0.95 mm body, 0.65 mm pitch, leadless construction with exposed thermal pad (per case outline 419A-02).

Pin/Terminal	Circuit Role	Design Meaning
1	A	Primary logic input; must be driven to defined HIGH/LOW - floating state violates recommended operating conditions
2	B	Secondary logic input; electrically identical to Pin 1, fully buffered against output coupling
3	GND	Ground reference for all internal circuitry and ESD protection network; requires low-impedance PCB connection
4	Y	XOR output; capable of sourcing/sinking ±2 mA while maintaining VOL ≤ 0.33 V and VOH ≥ 2.68 V at 3 V
5	V_CC	Positive supply rail; decoupling capacitor (0.1 µF ceramic) required within 3 mm of this pin for stable AC operation

Key Features

Feature	Design Value
Ultra-small SC-88A footprint	1.45 mm × 1.0 mm area - enables placement in dense FPGA/CPU peripheral logic clusters where board space is constrained
Input ESD protection	±20 mA diode-clamped I/O - eliminates need for external TVS devices in Class 1B HBM environments
Balanced propagation delays	t_PLH = t_PHL within 1 ns at 5 V - critical for glitch-free sampling in synchronous control state machines
Pb-free, RoHS-compliant	Halogen-free/BFR-free construction - meets IPC-1752A material declaration requirements for automotive and industrial OEMs

Applications

Industrial PLC Input Conditioning	USB Device Enumeration Logic
Use Scenario: Detecting mismatch between two sensor status bits before enabling motor actuation in a safety-critical motion controller. IC Role / Device Role / Timing Role: Combinatorial XOR gate generating fault flag when A ≠ B; operates at 3.3 V with <5 ns delay to meet 200 kHz watchdog timing budget. Use Value: Eliminates need for larger 74LVC-series gates, reducing PCB area by 65% while maintaining timing compliance and ESD robustness.	Use Scenario: Validating D+ and D− line polarity during USB 2.0 device attachment detection on embedded host controllers. IC Role / Device Role / Timing Role: Polarity-check logic element feeding microcontroller GPIO; powered from 5 V USB rail with VIH/VIL thresholds compatible across full VCC range. Use Value: Enables direct 5 V operation without level translation, reducing BOM count and eliminating timing skew from discrete resistor networks.
Low-Power IoT Sensor Hub XOR	Legacy Bus Parity Generation
Use Scenario: Generating wake-up trigger when accelerometer and gyroscope interrupt signals differ in a battery-powered wearable node. IC Role / Device Role / Timing Role: Always-on logic gate powered from 2.0 V coin-cell supply; draws <10 µA quiescent current while maintaining valid output swing. Use Value: Extends system sleep-mode battery life beyond 12 months by avoiding active microcontroller polling and minimizing leakage-sensitive design complexity.	Use Scenario: Adding odd parity bit to 8-bit data bus in retro-computing restoration projects using vintage microprocessors. IC Role / Device Role / Timing Role: Single-bit parity generator cascaded with other NC7S-series gates; operates at 5 V with tPD < 7 ns to meet 16 MHz bus cycle timing. Use Value: Provides drop-in replacement for obsolete 74HC86 in through-hole-to-SMT conversions, preserving timing margins and layout compatibility.

Industrial PLC Input Conditioning

USB Device Enumeration Logic

Use Scenario: Detecting mismatch between two sensor status bits before enabling motor actuation in a safety-critical motion controller.

IC Role / Device Role / Timing Role: Combinatorial XOR gate generating fault flag when A ≠ B; operates at 3.3 V with <5 ns delay to meet 200 kHz watchdog timing budget.

Use Value: Eliminates need for larger 74LVC-series gates, reducing PCB area by 65% while maintaining timing compliance and ESD robustness.

Use Scenario: Validating D+ and D− line polarity during USB 2.0 device attachment detection on embedded host controllers.

IC Role / Device Role / Timing Role: Polarity-check logic element feeding microcontroller GPIO; powered from 5 V USB rail with VIH/VIL thresholds compatible across full VCC range.

Use Value: Enables direct 5 V operation without level translation, reducing BOM count and eliminating timing skew from discrete resistor networks.

Low-Power IoT Sensor Hub XOR

Legacy Bus Parity Generation

Use Scenario: Generating wake-up trigger when accelerometer and gyroscope interrupt signals differ in a battery-powered wearable node.

IC Role / Device Role / Timing Role: Always-on logic gate powered from 2.0 V coin-cell supply; draws <10 µA quiescent current while maintaining valid output swing.

Use Value: Extends system sleep-mode battery life beyond 12 months by avoiding active microcontroller polling and minimizing leakage-sensitive design complexity.

Use Scenario: Adding odd parity bit to 8-bit data bus in retro-computing restoration projects using vintage microprocessors.

IC Role / Device Role / Timing Role: Single-bit parity generator cascaded with other NC7S-series gates; operates at 5 V with tPD < 7 ns to meet 16 MHz bus cycle timing.

Use Value: Provides drop-in replacement for obsolete 74HC86 in through-hole-to-SMT conversions, preserving timing margins and layout compatibility.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G86DCUR	Higher drive strength (±24 mA), wider V_CC range (1.65–5.5 V), but larger X2SON-8 package (1.45 × 1.0 mm same footprint, but different pinout)	Requires PCB redesign due to non-identical pin assignment (GND/PWR swapped); better suited for higher-current bus driving	Select when >±2 mA output drive or 1.65 V minimum V_CC is required; verify pin mapping before layout reuse
74AUP1G86GW,125	Lower I_CC (0.9 µA typ), slower t_PD (10.3 ns @ 3.3 V), same SC-88A package and pinout	Compatible pin-for-pin replacement with relaxed speed requirement; optimized for ultra-low static power	Choose when quiescent current < 1 µA is mandatory and 10 ns delay is acceptable - no layout change needed

Compared with SN74LVC2G86DCUR and 74AUP1G86GW,125, the NC7S86P5X-L22057 delivers optimal balance of speed (4.5 ns), drive (±2 mA), and package size (SC-88A) for cost-sensitive, space-constrained 2–6 V logic interfaces - neither alternative matches its combination of performance and footprint without trade-offs in drive, delay, or layout compatibility.

Availability

NC7S86P5X-L22057 is available at Aetrix Electronics and suitable for industrial PLC input conditioning, USB device enumeration logic, and low-power IoT sensor hub XOR applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.

Supply support for NC7S86P5X-L22057 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The TinyLogic HS family-including NC7S86P5X-L22057-is engineered for high-speed, low-power, space-constrained digital logic functions in portable and embedded systems where minimal footprint and broad V_CC tolerance are essential.

FAQ

What is the maximum operating temperature range for NC7S86P5X-L22057?

The NC7S86P5X-L22057 is rated for operation from −40 °C to +85 °C ambient temperature, per the Recommended Operating Conditions table in the official onsemi datasheet. This range applies to all electrical specifications including propagation delay, output drive, and input thresholds. Operation outside this range may result in undefined behavior or accelerated parametric drift, and is not guaranteed by onsemi's reliability testing.

Does NC7S86P5X-L22057 require external pull-up or pull-down resistors on its inputs?

No, NC7S86P5X-L22057 does not require external pull-up or pull-down resistors for normal operation - however, unused inputs must be actively tied HIGH or LOW per datasheet Section 1. All inputs are CMOS-compatible with high impedance and no internal termination. Leaving an input floating violates Absolute Maximum Ratings and may cause excessive ICC, logic instability, or increased EMI susceptibility in the NC7S86P5X-L22057.

Is NC7S86P5X-L22057 pin-compatible with other SC-88A logic gates like NC7S04 or NC7S08?

No, NC7S86P5X-L22057 is not pin-compatible with NC7S04 (inverter) or NC7S08 (AND gate) in SC-88A package. While all share the same 5-pin SC-88A physical outline, their pin assignments differ: NC7S86P5X-L22057 uses Pin 1=A, Pin 2=B, Pin 3=GND, Pin 4=Y, Pin 5=V_CC; NC7S04 uses Pin 1=A, Pin 2=GND, Pin 3=Y, Pin 4=V_CC, Pin 5=NC. Layout reuse requires verification against each device's specific pinout diagram.

What is the meaning of "L22057" in NC7S86P5X-L22057?

"L22057" is a date-and-lot code suffix indicating manufacturing traceability: "L" denotes the assembly plant, "22" is the year (2022), "057" is the day-of-year (February 26). This suffix appears in the Ordering Information table on page 5 of the NC7S86 datasheet and confirms the NC7S86P5X-L22057 is a production-grade SC-88A variant marked "S86", shipped in 3000-unit tape-and-reel packaging.

Can NC7S86P5X-L22057 operate reliably at 2.0 V supply voltage?

Yes, NC7S86P5X-L22057 is fully specified down to 2.0 V V_CC, with guaranteed parameters including V_IH = 1.50 V (min), V_IL = 0.50 V (max), t_PD ≤ 22 ns (max at C_L = 50 pF), and I_CC ≤ 10 µA. At 2.0 V, it maintains functional XOR behavior and meets all AC/DC specs in the Recommended Operating Conditions table - making it suitable for single-cell Li-ion or alkaline-powered systems where NC7S86P5X-L22057 operates without level shifting.

NC7S86P5X-L22057 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7S

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 2.6mA, 2.6mA

Input Logic Level - Low:: 0.5V

Input Logic Level - High:: 1.5V

Max Propagation Delay @ V, Max CL:: 17ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NC7S86P5X-L22057 FAQ

1.How can I place an order for NC7S86P5X-L22057 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7S86P5X-L22057 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7S86P5X-L22057 reliable?

The price and inventory of NC7S86P5X-L22057 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7S86P5X-L22057 is usually 5 days.

3.What payment methods are accepted for NC7S86P5X-L22057?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7S86P5X-L22057 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7S86P5X-L22057?

NC7S86P5X-L22057 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7S86P5X-L22057 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7S86P5X-L22057?

For technical support, including NC7S86P5X-L22057 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7S86P5X-L22057 requirements.

6.How does Aetrix verify that NC7S86P5X-L22057 is sourced from the original manufacturer or authorized distributors?

All NC7S86P5X-L22057 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7S86P5X-L22057 meets industry standards.

7.What is the process for return or replacement of NC7S86P5X-L22057?

All NC7S86P5X-L22057 units undergo pre-shipment inspection (PSI). If there is an issue with NC7S86P5X-L22057, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7S86P5X-L22057 part is unused and in its original packaging.

Return procedure for NC7S86P5X-L22057:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…