Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SP05L6X

Name: NC7SP05L6X
Brand: onsemi
SKU: NC7SP05L6X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SP05L6X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SP05L6X.pdf

Description:: IC INVERTER 1CH 1-INP 6MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,224

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SP05L6X from onsemi is a single ultra-low-power (ULP-A) inverter with open-drain output, designed for level-shifting and wired-OR logic in battery-powered systems. It operates from 0.9 V to 3.6 V supply, delivers 3.2 ns propagation delay at 3.3 V (typ), supports ±2.6 mA I_O drive, and features IOFF partial power-down protection. Used in portable sensor interfaces and I²C bus buffering.

For engineers reviewing the NC7SP05L6X datasheet, pinout, applications, or equivalent options, key selection considerations include its 0.9 V minimum V_CC, open-drain topology enabling voltage translation across domains, over-voltage tolerant inputs up to 3.6 V, and MicroPak package's 1.45 mm × 1.0 mm footprint for space-constrained designs.

Technical Context

The NC7SP05L6X implements a single CMOS inverter stage with an open-drain NMOS output driver, requiring an external pull-up resistor to define high-level output voltage. Its input structure is over-voltage tolerant to 3.6 V independent of V_CC, enabling safe interfacing with higher-voltage logic domains.

IOFF circuitry disables both input and output leakage paths when V_CC = 0 V, preventing back-driving of powered rails during partial power-down. Propagation delay varies with V_CC and load capacitance-e.g., 3.2 ns (typ) at 3.3 V/10 pF, increasing to 5.5 ns (typ) at 3.6 V/30 pF.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9 V to 3.6 V - enables operation directly from single-cell Li-ion, NiMH, or regulated 1.2/1.8/2.5/3.3 V rails.
t_PD (Typ)	3.2 ns at V_CC = 3.3 V, C_L = 10 pF - supports >100 MHz toggle rates in low-capacitance signal paths.
I_O Drive	±2.6 mA at V_CC = 3.3 V - sufficient to drive standard 10 kΩ pull-ups or interface with 20 pF loads without excessive rise time.
Input Tolerance	Up to 3.6 V regardless of V_CC - allows direct connection to 3.3 V GPIOs even when V_CC = 1.2 V for level translation.
IOFF Leakage	≤0.5 μA at V_CC = 0 V - prevents current injection into unpowered subsystems during sleep mode.
C_IN/C_OUT	2.0 pF / 4.0 pF - minimizes capacitive loading on driving sources and reduces dynamic power in high-frequency switching.

Pinout & Package

NC7SP05L6X is packaged in MicroPak (CASE 127EB), a 6-pin, 1.45 mm × 1.0 mm, leadless, bottom-terminal package with Q4 pin 1 orientation. It requires solder paste stencil design per BRD8011/D and reflow per J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
1	No Connect (N.C.)	Internally unconnected; must be left floating or tied to GND per layout best practice - no electrical function.
2	Input (A)	CMOS-compatible digital input; accepts 0–3.6 V logic levels independent of V_CC.
3	GND	Ground reference for all internal circuitry and output driver; must be low-impedance connection.
4	Output (Y)	Open-drain NMOS output; requires external pull-up to define VOH - enables wired-AND, I²C, or level-shifted outputs.
5	No Connect (N.C.)	Internally unconnected; electrically isolated - no routing or termination required.
6	V_CC	Positive supply rail; powers internal logic and defines VOL threshold - must be decoupled with 0.1 μF ceramic capacitor.

Key Features

Feature	Design Value
Ultra-low V_CC start-up	Operates down to 0.9 V - supports energy harvesting and coin-cell applications where supply drops below 1.0 V.
Open-drain output	Enables bidirectional bus sharing (e.g., I²C SDA/SCL), voltage-level translation, and wired-logic combining without external diodes.
IOFF partial power-down	Blocks current flow between A/Y pins and GND/V_CC when V_CC = 0 V - critical for hot-swap and multi-rail power sequencing.
Over-voltage tolerant inputs	Accepts 3.6 V signals while V_CC = 0.9 V - eliminates need for external level shifters in mixed-voltage systems.

Applications

IoT Sensor Node Interface	I²C Bus Buffering
Use Scenario: Interfacing a 3.3 V environmental sensor's interrupt output to a 1.8 V microcontroller GPIO that lacks 3.3 V tolerance. IC Role / Device Role / Timing Role: Level-shifting inverter with open-drain output pulls low when sensor asserts, using 1.8 V pull-up to match MCU logic thresholds. Use Value: Eliminates discrete MOSFET level shifter; maintains <3.2 ns response time and consumes <0.9 μA quiescent current at 1.8 V.	Use Scenario: Isolating two I²C segments to prevent ground loop noise and extend bus length beyond 1 meter. IC Role / Device Role / Timing Role: Acts as bidirectional buffer on SDA line, with open-drain Y connected to downstream segment and A driven by upstream master. Use Value: Preserves I²C timing integrity (t_PD ≤ 5.5 ns at 30 pF), supports 400 kHz Fast Mode, and blocks DC ground currents.
Wearable Power Sequencing	Low-Power Wake-Up Circuit
Use Scenario: Controlling enable signal to a 2.5 V RF transceiver from a 0.9 V BLE SoC in deep-sleep mode. IC Role / Device Role / Timing Role: Inverter with IOFF ensures zero current flows into transceiver EN pin when SoC V_CC is off and transceiver remains powered. Use Value: Prevents back-powering and latch-up; enables clean power-domain isolation with <0.5 μA leakage at V_CC = 0 V.	Use Scenario: Detecting button press via RC decay network and generating clean wake-up pulse to a 1.2 V PMIC. IC Role / Device Role / Timing Role: Schmitt-trigger-like edge detection (via input hysteresis inherent in ULP-A process) drives open-drain Y to pull PMIC WAKE# low. Use Value: Delivers sub-10 ns pulse edge with <2.6 mA sink strength, compatible with PMIC's 100 mV noise margin and 100 ns minimum pulse width.

IoT Sensor Node Interface

I²C Bus Buffering

Use Scenario: Interfacing a 3.3 V environmental sensor's interrupt output to a 1.8 V microcontroller GPIO that lacks 3.3 V tolerance.

IC Role / Device Role / Timing Role: Level-shifting inverter with open-drain output pulls low when sensor asserts, using 1.8 V pull-up to match MCU logic thresholds.

Use Value: Eliminates discrete MOSFET level shifter; maintains <3.2 ns response time and consumes <0.9 μA quiescent current at 1.8 V.

Use Scenario: Isolating two I²C segments to prevent ground loop noise and extend bus length beyond 1 meter.

IC Role / Device Role / Timing Role: Acts as bidirectional buffer on SDA line, with open-drain Y connected to downstream segment and A driven by upstream master.

Use Value: Preserves I²C timing integrity (t_PD ≤ 5.5 ns at 30 pF), supports 400 kHz Fast Mode, and blocks DC ground currents.

Wearable Power Sequencing

Low-Power Wake-Up Circuit

Use Scenario: Controlling enable signal to a 2.5 V RF transceiver from a 0.9 V BLE SoC in deep-sleep mode.

IC Role / Device Role / Timing Role: Inverter with IOFF ensures zero current flows into transceiver EN pin when SoC V_CC is off and transceiver remains powered.

Use Value: Prevents back-powering and latch-up; enables clean power-domain isolation with <0.5 μA leakage at V_CC = 0 V.

Use Scenario: Detecting button press via RC decay network and generating clean wake-up pulse to a 1.2 V PMIC.

IC Role / Device Role / Timing Role: Schmitt-trigger-like edge detection (via input hysteresis inherent in ULP-A process) drives open-drain Y to pull PMIC WAKE# low.

Use Value: Delivers sub-10 ns pulse edge with <2.6 mA sink strength, compatible with PMIC's 100 mV noise margin and 100 ns minimum pulse width.

Equivalent & Alternatives

The following parts are listed as comparable options for similar inverter-with-open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G06DBVR	Wider V_CC range (1.65–5.5 V); higher drive (±32 mA); no IOFF; 5-pin SC70 package.	Requires ≥1.65 V supply; unsuitable for sub-1.2 V systems; better for 3.3/5 V industrial I/O.	Select when higher drive strength and 5 V compatibility are needed, and IOFF is not required.
74LVC1G07GW,125	Same ULP family; identical 0.9–3.6 V range and IOFF; 6-pin XSON package (1.25 × 1.0 mm); slightly higher t_PD (3.5 ns).	Near-identical functionality; smaller footprint but different land pattern; same thermal resistance (154 °C/W).	Choose for tighter board area constraints where MicroPak rework is impractical and 0.25 mm size reduction matters.

Compared with SN74LVC1G06DBVR and 74LVC1G07GW,125, the NC7SP05L6X uniquely supports 0.9 V operation and IOFF in a 1.45 mm × 1.0 mm package - making it optimal for ultra-low-voltage wearables and energy-harvesting nodes where supply headroom and power-domain isolation are critical.

Availability

NC7SP05L6X is available at Aetrix Electronics and suitable for IoT sensor nodes, wearable power sequencing, I²C bus isolation, and low-power wake-up circuits requiring stable component supply across extended temperature ranges (−40°C to +85°C) and long production lifecycles.

Supply support for NC7SP05L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.

The TinyLogic ULP-A family-including NC7SP05L6X-is engineered for ultra-low-voltage, low-power logic in space-constrained portable and battery-operated devices, emphasizing minimal static/dynamic power and robust mixed-voltage interoperability.

FAQ

What is the minimum supply voltage required for NC7SP05L6X to function correctly?

The NC7SP05L6X is specified to operate down to 0.9 V V_CC, with full logic functionality including propagation delay, input threshold, and output drive guaranteed across −40°C to +85°C. Below 0.9 V, timing and noise margins degrade; operation at 0.85 V may occur but is not characterized or warranted. The NC7SP05L6X datasheet explicitly defines 0.9 V as the absolute minimum recommended V_CC.

Can NC7SP05L6X safely interface a 3.3 V signal to a 1.2 V system?

Yes. The NC7SP05L6X inputs are over-voltage tolerant up to 3.6 V regardless of V_CC, so a 3.3 V signal applied to pin 2 (A) is fully compliant when V_CC = 1.2 V. Its open-drain output (pin 4, Y) can then be pulled up to 1.2 V, producing a valid 1.2 V logic-low output. This makes NC7SP05L6X ideal for bidirectional level shifting without external components.

Does NC7SP05L6X have built-in ESD protection, and what is its rating?

Yes. The NC7SP05L6X includes on-die ESD protection rated at 2000 V HBM (Human Body Model) and 1000 V CDM (Charged Device Model), per JESD22-A114-A and JESD22-C101-A. These ratings meet typical industrial and consumer requirements. No external ESD diodes are needed for standard handling and board-level protection unless operating in high-static environments exceeding these thresholds.

How does the IOFF feature of NC7SP05L6X protect system power integrity?

The IOFF feature in NC7SP05L6X disables conduction paths between input (A), output (Y), and supply (V_CC/GND) when V_CC = 0 V. This prevents current backflow from powered downstream circuits into the unpowered NC7SP05L6X, avoiding unintended power-up of adjacent rails or latch-up. Measured IOFF leakage is ≤0.5 μA - critical for reliable multi-rail power sequencing in wearables and portable medical devices.

What is the thermal performance of NC7SP05L6X in the MicroPak package?

The NC7SP05L6X in MicroPak (CASE 127EB) has a junction-to-ambient thermal resistance (θ_JA) of 154 °C/W, measured per JESD51-7 on FR4 with minimum pad spacing. At 2.6 mA output sink and 3.3 V V_CC, power dissipation is ~8.6 mW - resulting in <1.4°C junction-to-ambient rise under still-air conditions. This enables use in sealed enclosures without heatsinking.

NC7SP05L6X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SP

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 1

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 900 nA

Current - Output High, Low:: -, 2.6mA

Input Logic Level - Low:: 0.7V ~ 0.9V

Input Logic Level - High:: 1.6V ~ 2.1V

Max Propagation Delay @ V, Max CL:: 10ns @ 3.3V, 30pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak

NC7SP05L6X FAQ

1.How can I place an order for NC7SP05L6X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SP05L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SP05L6X reliable?

The price and inventory of NC7SP05L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SP05L6X is usually 5 days.

3.What payment methods are accepted for NC7SP05L6X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SP05L6X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SP05L6X?

NC7SP05L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SP05L6X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SP05L6X?

For technical support, including NC7SP05L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SP05L6X requirements.

6.How does Aetrix verify that NC7SP05L6X is sourced from the original manufacturer or authorized distributors?

All NC7SP05L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SP05L6X meets industry standards.

7.What is the process for return or replacement of NC7SP05L6X?

All NC7SP05L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SP05L6X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SP05L6X part is unused and in its original packaging.

Return procedure for NC7SP05L6X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…