Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NC7SP126P5X

Name: NC7SP126P5X
Brand: onsemi
SKU: NC7SP126P5X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SP126P5X

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NC7SP126P5X.pdf

Description:: IC BUF NON-INVERT 3.6V SC70-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,567

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SP126P5X from onsemi is a single non-inverting 3-state buffer IC designed for ultra-low-power logic interfacing in space-constrained systems. It operates across 0.9 V to 3.6 V supply, delivers 2.6 ns propagation delay at 3.3 V, supports input/output over-voltage tolerance up to 3.6 V, and features IOFF partial power-down protection - enabling use in battery-powered IoT sensors and portable USB-C peripheral interface circuits.

For engineers reviewing the NC7SP126P5X datasheet, pinout, applications, or equivalent options, key selection criteria include its SC-88A 5-pin package, rail-to-rail input compatibility, tri-state enable timing (tPZH/tPHZ ≤ 8.6 ns at 3.3 V), and guaranteed operation from −40°C to +85°C in low-noise digital signal routing paths.

Technical Context

The NC7SP126P5X implements a single-channel non-inverting buffer with active-high output enable (OE) controlling high-impedance state on Y. Its CMOS design enables rail-to-rail input voltage acceptance (0–3.6 V) independent of VCC, and IOFF functionality prevents current backflow when VCC = 0 V.

Propagation delay (tPLH/tPHL) scales predictably with supply voltage: 50.7 ns at 0.9 V, 13.4 ns at 1.2 V, and 2.6 ns at 3.3 V (CL = 10 pF). Output enable/disable times (tPZH/tPHZ) remain sub-9 ns across 3.0–3.6 V, supporting fast bus arbitration in multi-drop digital interfaces.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.9 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters.
tPLH / tPHL	2.6 ns typical at 3.3 V (CL = 10 pF) - supports >150 MHz data rates in short-reach digital links.
IOFF Leakage	≤0.5 µA at VCC = 0 V - prevents signal corruption during system sleep or hot-swap events.
Input Tolerance	−0.5 V to +4.3 V - allows safe connection to 3.6 V signals even when powered from 0.9 V.
Output Drive	±2.6 mA at 3.3 V - sufficient to drive 10 pF loads with <10% overshoot in compact PCB layouts.
Operating Temp	−40°C to +85°C - qualified for industrial-grade embedded control and automotive body electronics.
CIN / COUT	2.0 pF / 4.0 pF - minimizes capacitive loading on upstream drivers and reduces switching noise coupling.

Pinout & Package

NC7SP126P5X is packaged in SC-88A (CASE 419A-02), a 5-pin, 1.45 mm × 1.0 mm surface-mount package with 0.65 mm pitch and exposed pad not present. Pin 1 is marked by a dot or beveled corner per JEDEC MO-203.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable Input	Active-high control: OE = H enables Y = A; OE = L forces Y into high-impedance state.
2 (A)	Data Input	Non-inverting logic input accepting 0–3.6 V regardless of VCC; no external pull-up required.
3 (GND)	Ground Reference	Primary return path for supply and signal currents; must be connected to system ground plane.
4 (Y)	Buffered Output	Tri-state output with rail-to-rail swing; high-Z state isolates downstream circuitry during disable.
5 (VCC)	Power Supply	Single positive supply input; decoupling capacitor (0.1 µF) recommended within 2 mm of this pin.

Key Features

Feature	Design Value
Rail-to-rail input tolerance	Accepts inputs up to 3.6 V even at VCC = 0.9 V - eliminates need for external clamping diodes or level translators.
IOFF partial power-down	Blocks current flow between A/Y and VCC/GND when VCC = 0 V - essential for hot-plug and multi-rail power sequencing.
Ultra-low dynamic power	CPD = 8.0 pF enables <1 µW static power at 1 MHz and 0.9 V - extends battery life in always-on sensor nodes.
Small-footprint packaging	SC-88A (1.45 × 1.0 mm) saves >60% board area vs. SOIC-5 - ideal for wearables and miniaturized USB-C accessories.
ESD robustness	4 kV HBM / 2 kV CDM rating - withstands handling and assembly without additional protection circuitry.

Applications

USB-C Port Multiplexing	Low-Power Sensor Interface
Use Scenario: Isolating I²C or GPIO lines between host MCU and USB-C controller during port negotiation and alternate mode handshaking. IC Role / Device Role / Timing Role: Tri-state buffer enabling bidirectional signal isolation with sub-9 ns enable/disable latency to prevent bus contention. Use Value: Eliminates need for discrete MOSFET switches or dedicated bus switches, reducing BOM count and layout complexity in Type-C docking stations.	Use Scenario: Level-shifting and buffering analog-to-digital converter (ADC) ready signals from 1.8 V sensor ASICs to 3.3 V microcontrollers. IC Role / Device Role / Timing Role: Non-inverting buffer with IOFF ensures ADC output remains isolated during MCU deep-sleep cycles. Use Value: Prevents leakage-induced drift in precision sensor readings while consuming only 0.9 µA quiescent current at 1.8 V.
Industrial PLC I/O Expansion	Portable Medical Device Logic
Use Scenario: Driving LED status indicators and opto-isolator inputs from low-voltage FPGA I/O banks in modular I/O modules. IC Role / Device Role / Timing Role: Single-buffer stage providing 2.6 mA drive strength and 3.6 V tolerant inputs compatible with legacy 24 V field wiring logic levels. Use Value: Enables direct connection to 24 V-rated optocouplers via resistive divider without external transistor stages.	Use Scenario: Enabling/disabling SPI clock and data lines between ultra-low-power ARM Cortex-M0+ MCU and flash memory during firmware updates. IC Role / Device Role / Timing Role: Tri-state gate synchronizing memory access to CPU power states, with <10 ns transition time preserving setup/hold margins. Use Value: Reduces system-level standby current by 12 µA per buffered line versus always-connected routing, critical for FDA Class II wearable diagnostics.

USB-C Port Multiplexing

Low-Power Sensor Interface

Use Scenario: Isolating I²C or GPIO lines between host MCU and USB-C controller during port negotiation and alternate mode handshaking.

IC Role / Device Role / Timing Role: Tri-state buffer enabling bidirectional signal isolation with sub-9 ns enable/disable latency to prevent bus contention.

Use Value: Eliminates need for discrete MOSFET switches or dedicated bus switches, reducing BOM count and layout complexity in Type-C docking stations.

Use Scenario: Level-shifting and buffering analog-to-digital converter (ADC) ready signals from 1.8 V sensor ASICs to 3.3 V microcontrollers.

IC Role / Device Role / Timing Role: Non-inverting buffer with IOFF ensures ADC output remains isolated during MCU deep-sleep cycles.

Use Value: Prevents leakage-induced drift in precision sensor readings while consuming only 0.9 µA quiescent current at 1.8 V.

Industrial PLC I/O Expansion

Portable Medical Device Logic

Use Scenario: Driving LED status indicators and opto-isolator inputs from low-voltage FPGA I/O banks in modular I/O modules.

IC Role / Device Role / Timing Role: Single-buffer stage providing 2.6 mA drive strength and 3.6 V tolerant inputs compatible with legacy 24 V field wiring logic levels.

Use Value: Enables direct connection to 24 V-rated optocouplers via resistive divider without external transistor stages.

Use Scenario: Enabling/disabling SPI clock and data lines between ultra-low-power ARM Cortex-M0+ MCU and flash memory during firmware updates.

IC Role / Device Role / Timing Role: Tri-state gate synchronizing memory access to CPU power states, with <10 ns transition time preserving setup/hold margins.

Use Value: Reduces system-level standby current by 12 µA per buffered line versus always-connected routing, critical for FDA Class II wearable diagnostics.

Equivalent & Alternatives

The following parts are listed as comparable options for similar single-channel 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Wider VCC range (1.65–5.5 V); higher drive (±32 mA); larger SOT-23-5 package (2.9 × 1.6 mm).	Better suited for 5 V mixed-signal systems but consumes 3× more quiescent current (10 µA vs. 0.9 µA).	Select when interfacing with 5 V peripherals or requiring higher fan-out; avoid if board area or sub-1 µA sleep current is critical.
74LVC1G17GW,125	Schmitt-trigger input (hysteresis ~150 mV); same SC-88A package; identical VCC range and drive capability.	Preferred for noisy industrial environments where input signal integrity is compromised by EMI or long traces.	Choose when cleaning up slow-rising or noisy control signals; not suitable if waveform fidelity must be preserved (e.g., clock distribution).

Compared with SN74LVC1G125DBVR and 74LVC1G17GW,125, the NC7SP126P5X offers the lowest active and standby power in the smallest footprint - making it optimal for energy-constrained, space-limited designs where precise waveform replication matters more than noise immunity or 5 V compatibility.

Availability

NC7SP126P5X is available at Aetrix Electronics and suitable for USB-C interface design, low-power sensor node development, and industrial I/O expansion requiring stable component supply, consistent lead-time performance, and full traceability from wafer lot to shipment.

Supply support for NC7SP126P5X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The TinyLogic ULP-A family - including NC7SP126P5X - was engineered specifically for ultra-low-voltage, ultra-low-power logic interfacing in battery-operated and thermally constrained edge devices.

FAQ

What is the maximum operating frequency supported by NC7SP126P5X?

The NC7SP126P5X does not specify a maximum clock frequency in its datasheet, as it is a combinational buffer - not a clocked device. However, its 2.6 ns propagation delay at 3.3 V (CL = 10 pF) supports reliable data transmission up to approximately 150 MHz in point-to-point digital links, assuming proper PCB layout and termination. For sustained high-speed operation, ensure load capacitance stays ≤10 pF and VCC ripple remains <50 mV peak-to-peak.

Can NC7SP126P5X be used with a 0.9 V supply while interfacing to 3.3 V signals?

Yes - the NC7SP126P5X explicitly supports input voltages up to 3.6 V regardless of VCC level, including at 0.9 V. This over-voltage tolerance allows direct connection of 3.3 V signals to the A input without level-shifting circuitry. The output Y will swing rail-to-rail (0 V to 0.9 V) when enabled, and enter high-impedance state when OE is low, preventing contention on shared buses.

Does NC7SP126P5X require external pull-up or pull-down resistors on its inputs or outputs?

No - the NC7SP126P5X has no internal weak pull-ups or pull-downs, and its inputs are CMOS with ≤0.1 µA leakage (IIN), so external biasing is only needed if the driving source is high-impedance or floating. OE and A should be actively driven; leaving them unconnected risks undefined output states. The Y output requires no pull-up when in high-impedance mode, as it presents >10 MΩ impedance to the bus.

How does the IOFF feature of NC7SP126P5X behave during power-down sequences?

When VCC = 0 V, the NC7SP126P5X's IOFF circuitry limits input/output leakage to ≤0.5 µA (IOFF), effectively isolating A and Y terminals from each other and from GND. This prevents back-powering of a powered-down section of the system - for example, blocking current flow from a live 3.3 V I²C bus into a 0 V MCU domain. The feature is automatic and requires no control signal.

Is NC7SP126P5X RoHS compliant and halogen-free?

Yes - the NC7SP126P5X is explicitly certified Pb-free, halogen-free/BFR-free, and RoHS compliant per the onsemi datasheet (Rev. 5, May 2024). Its SC-88A package uses matte tin lead finish and meets JEDEC J-STD-020 moisture sensitivity level 1 (unlimited floor life at ≤30°C/60% RH), simplifying manufacturing and storage requirements.

NC7SP126P5X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SP

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 2.6mA, 2.6mA

Voltage - Supply:: 0.9V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-70-5

NC7SP126P5X FAQ

1.How can I place an order for NC7SP126P5X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SP126P5X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SP126P5X reliable?

The price and inventory of NC7SP126P5X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SP126P5X is usually 5 days.

3.What payment methods are accepted for NC7SP126P5X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SP126P5X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SP126P5X?

NC7SP126P5X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SP126P5X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SP126P5X?

For technical support, including NC7SP126P5X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SP126P5X requirements.

6.How does Aetrix verify that NC7SP126P5X is sourced from the original manufacturer or authorized distributors?

All NC7SP126P5X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SP126P5X meets industry standards.

7.What is the process for return or replacement of NC7SP126P5X?

All NC7SP126P5X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SP126P5X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SP126P5X part is unused and in its original packaging.

Return procedure for NC7SP126P5X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…