onsemi NC7SV04L6X
- Part No.:
- NC7SV04L6X
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NC7SV04L6X.pdf
- Description:
- IC INVERTER 1CH 1-INP 6MICROPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SV04L6X from onsemi is a single ultra-low-power (ULP-A) inverter logic gate designed for voltage-level translation and signal inversion in space-constrained, low-voltage systems. It operates across 0.9 V to 3.6 V supply range, delivers 1.5 ns propagation delay at 3.3 V (typ), supports ±24 mA IO drive, and features IOFF partial power-down protection. It is used in portable sensor interfaces and battery-powered microcontroller I/O conditioning.
For engineers reviewing the NC7SV04L6X datasheet, pinout, applications, or equivalent options, this page provides verified package mapping (MicroPak UDFN6), confirmed VCC/GND/A/Y terminal roles, functional truth table compliance, overvoltage-tolerant inputs up to 3.6 V, and real-world timing behavior under 15 pF load conditions.
Technical Context
The NC7SV04L6X implements a CMOS-based inverter with rail-to-rail input voltage tolerance (−0.5 V to VCC + 0.5 V) and active-mode output swing within 0.1–0.2 V of rails. Its IOFF circuitry disables both PMOS and NMOS paths when VCC = 0 V, preventing back-drive current leakage between powered and unpowered system domains.
Propagation delay varies with supply voltage and load: 1.5 ns (typ) at VCC = 3.3 V with RL = 500 Ω and CL = 30 pF; 2.8 ns (max) under same conditions across −40 °C to +85 °C. Input capacitance is 2.0 pF, and power-dissipation capacitance is 10.0 pF - enabling accurate dynamic power estimation via PD = CPDVCC²f.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| tPD (Typ) | 1.5 ns at 3.3 V - supports >300 MHz toggle rates in low-load applications like clock buffering or enable signal inversion. |
| IO Drive | ±24 mA at 3.3 V - sufficient to drive multiple 74LVC inputs or small LED indicators without external buffers. |
| Input Voltage Tolerance | Up to 3.6 V independent of VCC - allows safe interfacing with higher-voltage peripherals even when VCC = 0.9 V. |
| IOFF Leakage | ≤0.5 µA at VCC = 0 V - prevents cross-talk and bus contention during partial power-down states in multi-rail systems. |
| Package Size | UDFN6, 1.0 mm × 1.0 mm × 0.55 mm - fits in <1.0 mm² PCB area, suitable for wearables and ultra-thin modules. |
Pinout & Package
NC7SV04L6X uses the MicroPak™ UDFN6 (Case 517DP) package: 1.0 mm × 1.0 mm, 0.35 mm pitch, 6-terminal leadless package with exposed thermal pad (not electrically connected). Pin 1 marked by dot; orientation follows Q4 tape-and-reel standard per onsemi ordering table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Connect (NC) | Internally unconnected; must be left floating or tied to GND for mechanical stability - no electrical function. |
| 2 | Input (A) | Inverting logic input; accepts DC voltages from 0 V to 3.6 V regardless of VCC value. |
| 3 | GND | Ground reference for all internal circuitry and output return path; requires low-impedance PCB connection. |
| 4 | Output (Y) | Inverted logic output; actively drives high/low or enters high-impedance state when VCC = 0 V (IOFF). |
| 5 | VCC | Positive supply input; powers internal logic and determines output voltage swing and speed performance. |
| 6 | No Connect (NC) | Internally unconnected; same handling as Pin 1 - no routing or soldering required. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low supply voltage operation | Functional down to 0.9 V - enables integration into energy-harvesting and coin-cell-powered subsystems. |
| Overvoltage-tolerant inputs | Accepts up to 3.6 V input signals while VCC = 1.2 V - eliminates need for external clamping diodes in mixed-voltage I/O bridges. |
| IOFF partial power-down | Blocks current flow between A and Y terminals when VCC = 0 V - preserves isolation in hot-swap or sleep-mode configurations. |
| High-speed low-power logic | 1.5 ns tPD with only 10.0 pF CPD - achieves sub-2 ns switching with <1 µW static + dynamic power at 1 MHz and 1.8 V. |
| Pb-free, RoHS-compliant packaging | Meets UL 94 V-0 flammability rating and JESD22-A114A ESD spec (4 kV HBM) - qualified for industrial and medical-grade assemblies. |
Applications
| IoT Sensor Node Signal Conditioning | Low-Power Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Inverting wake-up signals from analog comparators or MEMS interrupt outputs before feeding into an ARM Cortex-M0+ deep-sleep pin. IC Role / Device Role / Timing Role: Signal polarity correction and voltage-domain adaptation between 1.8 V sensor and 3.3 V MCU. Use Value: Eliminates discrete resistor-diode inverters; maintains <2 ns timing margin due to guaranteed 2.8 ns max tPD over temperature. |
Use Scenario: Driving LED status indicators or enabling/disabling peripheral power rails from a 1.2 V FPGA I/O bank. IC Role / Device Role / Timing Role: Level-shifting inverter with sink/source capability exceeding FPGA's native I/O drive strength. Use Value: Delivers ±24 mA at 1.2 V - sufficient to directly drive 20 mA LEDs without series resistors or MOSFET buffers. |
| Wearable Device Battery Monitoring Interface | Industrial Control Panel Button Debounce Circuit |
Use Scenario: Inverting ADC reference-enable signals in a 0.9 V–2.5 V adaptive power management IC. IC Role / Device Role / Timing Role: Low-VCC logic inverter ensuring clean enable/disable transitions during brown-out recovery. Use Value: Guaranteed functionality at 0.9 V allows co-location with ultra-low-VDD analog blocks - avoids separate 1.8 V LDO. |
Use Scenario: Cleaning mechanical switch bounce on 3.3 V control panel inputs before sampling by a 2.5 V microcontroller. IC Role / Device Role / Timing Role: Fast, noise-immune inverter with hysteresis provided by external RC network on input. Use Value: 1.5 ns tPD ensures sub-microsecond response - critical for rejecting <500 ns contact chatter without firmware delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DBVR | Wider VCC range (1.65–5.5 V); higher IO (±32 mA); larger SOT-23-5 package (2.9 mm × 1.6 mm). | Requires PCB redesign for footprint; better suited for 5 V legacy interfaces but incompatible with sub-1.2 V operation. | Select when interfacing with 5 V peripherals or needing higher drive; avoid if board space or <1.2 V operation is mandatory. |
| 74AUP1G04GW,125 | NXP variant with identical UDFN6 package; slightly slower tPD (2.3 ns typ at 3.3 V); lower max VIN (3.3 V). | Not overvoltage tolerant beyond VCC; unsuitable for mixed-voltage signal bridging where inputs exceed VCC. | Valid drop-in for cost-sensitive designs where input voltage never exceeds VCC; verify IOFF behavior matches system power sequencing. |
Compared with SN74LVC1G04DBVR and 74AUP1G04GW,125, the NC7SV04L6X uniquely supports 0.9 V operation and 3.6 V overvoltage-tolerant inputs in the smallest UDFN6 footprint - making it the only choice for sub-1 V energy harvesting nodes requiring robust mixed-voltage signal inversion.
Availability
NC7SV04L6X is available at Aetrix Electronics and suitable for IoT sensor nodes, wearable health monitors, and industrial control panels requiring stable component supply, long-term lifecycle support, and RoHS-compliant micro-footprint logic.
Supply support for NC7SV04L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent edge applications.
The TinyLogic ULP-A family - including NC7SV04L6X - was designed specifically for ultra-low-voltage, ultra-small-footprint logic functions in battery-constrained and thermally sensitive embedded systems.
FAQ
What is the minimum operating voltage for NC7SV04L6X?
The NC7SV04L6X is fully specified to operate down to 0.9 V VCC, with functional performance validated across −40 °C to +85 °C. At 0.9 V, propagation delay increases to 17.4 ns (typ) under light load, and output drive drops to ±100 µA - sufficient for high-impedance logic inputs but not for driving capacitive loads or LEDs. This makes NC7SV04L6X suitable for ultra-low-power always-on monitoring circuits where supply voltage may dip near battery cutoff.
Does NC7SV04L6X support level shifting between different voltage domains?
Yes, NC7SV04L6X supports bidirectional level shifting in inverter configuration due to its overvoltage-tolerant inputs (up to 3.6 V) and rail-swing outputs. For example, with VCC = 1.8 V, it accepts 3.3 V input signals on Pin 2 (A), and produces a 0–1.8 V inverted output on Pin 4 (Y). This eliminates external level translators in mixed-voltage I/O paths such as connecting a 3.3 V sensor to a 1.8 V microcontroller - a key use case confirmed in onsemi's application guidance for the TinyLogic ULP-A series.
What is the purpose of the NC pins on NC7SV04L6X?
NC7SV04L6X has two No Connect (NC) pins - Pin 1 and Pin 6 - which are physically present in the UDFN6 package but internally unconnected to any die circuitry. These pins serve mechanical anchoring and thermal dissipation roles; they may be left floating or tied to GND for improved solder joint reliability. Neither pin carries electrical function, and routing traces or applying voltage to them violates the device's absolute maximum ratings and may compromise long-term reliability.
How does IOFF protection work in NC7SV04L6X during system power-down?
IOFF protection in NC7SV04L6X disables both pull-up and pull-down transistors when VCC = 0 V, effectively isolating the input (A) and output (Y) terminals. Measured IOFF leakage is ≤0.5 µA across −40 °C to +85 °C, preventing unwanted current flow from powered downstream logic into the unpowered NC7SV04L6X. This behavior is explicitly tested and guaranteed per JEDEC JESD78 Class II latch-up standards - critical for maintaining signal integrity in multi-rail systems undergoing staggered power sequencing.
Is NC7SV04L6X pin-compatible with other TinyLogic inverters in UDFN6?
No - NC7SV04L6X is not pin-compatible with other TinyLogic inverters in UDFN6, such as NC7SZ04L6X or NC7WZ04L6X. While all share the same physical UDFN6 outline, their pin assignments differ: NC7SV04L6X places VCC on Pin 5 and GND on Pin 3, whereas NC7SZ04L6X swaps these (VCC on Pin 3, GND on Pin 5). Using them interchangeably causes immediate functional failure or damage. Always verify pinout diagrams in the respective datasheets - NC7SV04L6X pin mapping is unique to the ULP-A series.
NC7SV04L6X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SV
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 900 nA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.6V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 2.3ns @ 3V, 30pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-MicroPak
NC7SV04L6X FAQ
1.How can I place an order for NC7SV04L6X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SV04L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SV04L6X reliable?
The price and inventory of NC7SV04L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SV04L6X is usually 5 days.
3.What payment methods are accepted for NC7SV04L6X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SV04L6X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SV04L6X?
NC7SV04L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SV04L6X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SV04L6X?
For technical support, including NC7SV04L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SV04L6X requirements.
6.How does Aetrix verify that NC7SV04L6X is sourced from the original manufacturer or authorized distributors?
All NC7SV04L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SV04L6X meets industry standards.
7.What is the process for return or replacement of NC7SV04L6X?
All NC7SV04L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SV04L6X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SV04L6X part is unused and in its original packaging.
Return procedure for NC7SV04L6X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SV04L6X Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

