onsemi NC7SV05L6X
- Part No.:
- NC7SV05L6X
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NC7SV05L6X.pdf
- Description:
- IC INVERTER 1CH 1-INP 6MICROPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,575
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SV05L6X from ON Semiconductor is a single-channel ultra-low-power inverter with open-drain output, designed for level-shifting and wired-OR logic in space-constrained portable systems. It operates across 0.9V to 3.6V VCC, delivers 24mA sink current at 3.0V, achieves 1.0ns typical propagation delay (2.7–3.6V), and features power-off high-impedance I/Os for system-level power gating.
For engineers reviewing the NC7SV05L6X datasheet, pinout, applications, or equivalent options, this device is selected for battery-powered IoT sensors, low-voltage interface translation, and always-on wake-up signal conditioning where sub-1ns timing and <1µA quiescent current are critical.
Technical Context
The NC7SV05L6X implements a CMOS-based inverter core with open-drain output architecture, enabling flexible pull-up configuration and voltage-level independence between input and output domains. Its Quiet Series™ EMI reduction circuitry suppresses switching noise without external filtering components.
It supports over-voltage tolerant I/Os up to 3.6V regardless of VCC (0.9–3.6V), allowing safe interfacing with higher-voltage peripherals. Input leakage remains ≤±0.5µA across full temperature range (−40°C to +85°C), ensuring reliable operation in low-power sleep states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9V to 3.6V - Enables direct integration into 1.2V, 1.8V, 2.5V, and 3.3V subsystems without level shifters. |
| tPD (Typical) | 1.0ns at 3.0–3.6V - Supports >500MHz toggle rates in high-speed control paths. |
| IOL (Max) | 24mA at 3.0V - Drives standard 50Ω transmission lines or multiple CMOS inputs without buffering. |
| IIN Leakage | ±0.5µA max (−40°C to +85°C) - Prevents unintended wake-up in battery-backed real-time clocks. |
| Power-Off Hi-Z | Inputs/outputs enter high-impedance state when VCC = 0V - Eliminates back-powering risk during hot-swap or partial power-down. |
| CIN | 2pF - Minimizes capacitive loading on driving gates, preserving signal integrity in fan-out-critical nodes. |
Pinout & Package
NC7SV05L6X uses the 6-lead MicroPak™ package (1.00mm wide, JEDEC MO-252 UAAD variant), optimized for 0.35mm pitch PCB layouts and reflow-compatible assembly. The package has no exposed thermal pad and requires land pattern per Figure 8 in Rev. 1.0.4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5 | NC | No-connect pins - Must be left unconnected; no internal bonding or function. |
| 2 | A | Inverting input - Accepts TTL/CMOS logic levels; VIH/VIL thresholds scale with VCC. |
| 3 | GND | Ground reference - Serves as return path for output sink current and internal bias networks. |
| 4 | Y | Open-drain output - Requires external pull-up; supports mixed-voltage bus arbitration and wired-OR logic. |
| 6 | VCC | Supply voltage - Powers internal logic; also defines I/O voltage tolerance window (0.9–3.6V). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dynamic power | CPD = 10pF - Reduces switching power by >40% vs. standard TinyLogic ULP at 10MHz, extending coin-cell life. |
| Over-voltage tolerant I/Os | 4.6V absolute max rating - Allows safe connection to 3.3V or 5V buses while operating from 1.2V supply. |
| Quiet Series™ noise suppression | EMI reduction via slew-rate controlled output drivers - Lowers radiated emissions without sacrificing speed. |
| MicroPak™ footprint | 1.0mm × 1.0mm body, 0.35mm pitch - Saves >65% board area vs. SC70-5; compatible with fine-pitch automated placement. |
Applications
| Wearable Sensor Hub Interface | Low-Power MCU Wake-Up Circuit |
|---|---|
|
Use Scenario: Translating interrupt signals from 1.8V MEMS accelerometers to a 3.3V host MCU's GPIO. IC Role / Device Role / Timing Role: Level-shifting inverter with open-drain output, enabling bidirectional voltage domain isolation. Use Value: Eliminates discrete level translators; 1.0ns tPD ensures sub-microsecond wake latency for motion-triggered data capture. |
Use Scenario: Conditioning push-button or RTC alarm signals to trigger deep-sleep exit on an ARM Cortex-M0+. IC Role / Device Role / Timing Role: Signal inverter with power-off Hi-Z - prevents leakage current during MCU sleep mode. Use Value: Quiescent ICC ≤ 0.9µA extends battery life beyond 5 years in buttonless standby applications. |
| IoT Node Battery Monitor | Industrial Sensor Bus Arbitration |
|
Use Scenario: Inverting low-battery flag from a fuel gauge IC before routing to microcontroller alert pin. IC Role / Device Role / Timing Role: Single-function inverter with rail-to-rail input compatibility and 24mA sink capability. Use Value: Drives LED indicators directly or pulls down MCU interrupt line with guaranteed VOL ≤ 0.2V at 24mA load. |
Use Scenario: Implementing wired-OR fault signaling across multiple 2.5V sensor modules sharing a common alert bus. IC Role / Device Role / Timing Role: Open-drain inverter enabling multi-source bus contention without damage. Use Value: Over-voltage tolerant I/Os tolerate 3.3V bus voltage while powered from local 2.5V rail - no clamping diodes needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G06DBVR | 3.3V-only VCC range (1.65–5.5V); 32mA IOL; no sub-1V operation | Requires external level shifter for 1.2V systems; higher drive suits industrial PLC I/O modules | Select when higher sink current and 5V tolerance outweigh ultra-low-voltage support |
| 74LVC1G07GW,125 | Push-pull output (not open-drain); same 1.65–5.5V VCC; 32mA IO | Cannot perform wired-OR or level translation; suited for buffered signal inversion only | Choose when bus arbitration or mixed-voltage interfacing is not required |
Compared with SN74LVC1G06DBVR and 74LVC1G07GW,125, the NC7SV05L6X uniquely supports 0.9V operation and open-drain topology in a 1.0mm × 1.0mm footprint - making it the only option for sub-1V energy-harvesting nodes requiring bus arbitration.
Availability
NC7SV05L6X is available at Aetrix Electronics and suitable for wearable electronics, battery-powered IoT edge devices, and ultra-compact industrial sensor interfaces requiring stable component supply and long-term lifecycle continuity.
Supply support for NC7SV05L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (formerly Fairchild Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics for automotive, industrial, cloud computing, and IoT markets.
The NC7SV05L6X belongs to the TinyLogic® ULP-A family, engineered specifically for ultra-low-power, high-speed logic in space- and energy-constrained portable systems - emphasizing sub-1ns timing, <1µA quiescent current, and 0.9V operability.
FAQ
What is the minimum supply voltage for reliable operation of the NC7SV05L6X?
The NC7SV05L6X is fully specified down to 0.9V VCC, with guaranteed functionality including 13.0ns typical propagation delay and ±0.1mA output drive. Below 0.9V, timing and drive performance degrade outside datasheet limits, so 0.9V is the validated lower bound for design use of the NC7SV05L6X.
Does the NC7SV05L6X require external pull-up resistors on its output?
Yes - the NC7SV05L6X features an open-drain output (pin 4, Y), which can only sink current. An external pull-up resistor to a defined voltage rail (e.g., 1.8V or 3.3V) is mandatory to establish HIGH logic levels. The value depends on rise time and bus capacitance but typically ranges from 1kΩ to 10kΩ for most portable applications using the NC7SV05L6X.
Can the NC7SV05L6X safely interface with 5V logic signals?
No - while the NC7SV05L6X has 4.6V absolute maximum I/O ratings, its over-voltage tolerance is limited to 3.6V under normal operation per the Recommended Operating Conditions table. Applying 5V signals risks permanent damage and violates the 3.6V VIN/VOUT max specification. For 5V interfacing, a dedicated level translator or clamping circuit is required alongside the NC7SV05L6X.
How does the NC7SV05L6X behave when VCC is disconnected or at 0V?
When VCC = 0V, both input (A) and output (Y) pins of the NC7SV05L6X enter high-impedance state per the Power-Off High-Impedance feature. This prevents back-driving or leakage through the device, protecting upstream and downstream circuitry - a key reliability feature for hot-swap or multi-rail power sequencing designs using the NC7SV05L6X.
What is the thermal resistance (θJA) of the NC7SV05L6X in its MicroPak™ package?
The NC7SV05L6X in the 6-lead MicroPak™ package has a junction-to-ambient thermal resistance (θJA) of 500°C/W, as specified in the Recommended Operating Conditions table. This value assumes standard JEDEC 2-layer test board conditions and informs thermal derating calculations for continuous operation at elevated ambient temperatures with the NC7SV05L6X.
NC7SV05L6X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SV
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- Open Drain
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 900 nA
- Current - Output High, Low:
- -, 24mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.6V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 3.3ns @ 3V, 30pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-MicroPak
NC7SV05L6X FAQ
1.How can I place an order for NC7SV05L6X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SV05L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SV05L6X reliable?
The price and inventory of NC7SV05L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SV05L6X is usually 5 days.
3.What payment methods are accepted for NC7SV05L6X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SV05L6X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SV05L6X?
NC7SV05L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SV05L6X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SV05L6X?
For technical support, including NC7SV05L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SV05L6X requirements.
6.How does Aetrix verify that NC7SV05L6X is sourced from the original manufacturer or authorized distributors?
All NC7SV05L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SV05L6X meets industry standards.
7.What is the process for return or replacement of NC7SV05L6X?
All NC7SV05L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SV05L6X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SV05L6X part is unused and in its original packaging.
Return procedure for NC7SV05L6X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SV05L6X Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

