onsemi NC7SV08L6X
- Part No.:
- NC7SV08L6X
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NC7SV08L6X.pdf
- Description:
- IC GATE AND 1CH 2-INP 6MICROPAK
- Quantity:
- Payment:

- Shipping:

Inventory:1,634
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SV08L6X from onsemi is a single 2-input AND gate in MicroPak (UDFN6) package, designed for ultra-low-power logic in space-constrained applications operating from 0.9 V to 3.6 V supply. It delivers 1.6 ns typical propagation delay at 3.3 V, supports ±24 mA IO drive, and features IOFF partial power-down protection. It is used in battery-powered IoT sensor interfaces requiring rail-to-rail input tolerance and low quiescent current.
For engineers reviewing the NC7SV08L6X datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range (0.9–3.6 V), output drive strength (±24 mA at 3.3 V), input overvoltage tolerance (up to 3.6 V), IOFF functionality for partial power-down, and MicroPak UDFN6 footprint compatibility with high-density PCB layouts.
Technical Context
The NC7SV08L6X implements standard positive-logic AND function (Y = A · B) with CMOS-compatible inputs and push-pull outputs. Its IOFF circuitry disables both input and output paths when VCC = 0 V, preventing back-drive current during partial power-down - critical for mixed-voltage system interconnects.
It operates across −40 °C to +85 °C with guaranteed performance at all VCC levels from 0.9 V to 3.6 V. Input thresholds scale with VCC (VIH = 0.65×VCC, VIL = 0.35×VCC), enabling interoperability across multiple supply domains without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9 V to 3.6 V - supports single-supply operation across Li-ion, coin-cell, and 3.3 V systems without voltage translation. |
| tPD (Typ) | 1.6 ns at VCC = 3.3 V, RL = 500 Ω, CL = 30 pF - enables timing-critical signal gating in high-speed control paths. |
| IO Drive | ±24 mA at 3.3 V - sufficient to directly drive multiple 74LVC inputs or small capacitive loads (<15 pF) without buffering. |
| Input Tolerance | Inputs tolerant to 3.6 V regardless of VCC - allows interfacing with higher-voltage peripherals while VCC = 1.8 V. |
| IOFF Leakage | <0.5 µA at VCC = 0 V - prevents current leakage between powered and unpowered sections in hot-swap or sleep-mode architectures. |
| Quiescent ICC | 0.9 µA max - enables always-on logic functions in energy-harvesting or ultra-low-power wake-up circuits. |
| Package | MicroPak (UDFN6, 1.0 mm × 1.0 mm, 0.35 mm pitch) - provides minimal PCB area occupancy for wearable and miniaturized modules. |
Pinout & Package
NC7SV08L6X is housed in a 6-pin MicroPak (UDFN6) package per Case 517DP, with no exposed pad and bottom-side terminations. Pin 1 is marked by a dot; orientation follows Q4 tape-and-reel standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A | Primary logic input - accepts 0.9–3.6 V signals; internally clamped and overvoltage-tolerant. |
| 2 | B | Secondary logic input - identical electrical behavior to Pin 1; dual-input AND function requires both asserted. |
| 3 | GND | Digital ground reference - must be connected to system ground plane; shared return for all I/O and supply currents. |
| 4 | Y | Push-pull output - actively drives high/low; no pull-up required; capable of sourcing/sinking up to 24 mA. |
| 5 | N.C. | No internal connection - left floating; not bonded; must remain unconnected on PCB. |
| 6 | VCC | Positive supply - powers internal logic and output stage; decoupling capacitor (100 nF) recommended within 2 mm. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low VCC operation | Functional down to 0.9 V - enables direct integration with sub-1.0 V microcontrollers and energy-harvesting PMIC outputs. |
| IOFF partial power-down | Blocks current flow at inputs/outputs when VCC = 0 V - eliminates back-powering risk in multi-rail systems during standby. |
| VIN/VOUT overvoltage tolerance | Withstands up to 3.6 V on any I/O pin independent of VCC - removes need for external clamping diodes in mixed-voltage designs. |
| Low dynamic power | CPD = 8.0 pF - minimizes switching power (PD = CPD·VCC²·f) in high-frequency enable/gating applications up to 10 MHz. |
| Small-footprint packaging | 1.0 mm × 1.0 mm UDFN6 - reduces board area by >60% vs. SC-88A, supporting ultra-dense routing in compact modules. |
Applications
| Wearable Sensor Hub Interface | Low-Power MCU Wake-Up Logic |
|---|---|
|
Use Scenario: OR-ing multiple motion sensor interrupt outputs into a single wake line for an ARM Cortex-M0+ MCU in sleep mode. IC Role / Device Role / Timing Role: AND gate configured as active-high combiner (with inverted inputs via external resistors) to assert wake signal only when specific sensor pair triggers. Use Value: Leverages IOFF to isolate sensor domain during MCU deep-sleep (VCC = 0 V), preventing leakage-induced false wakes and extending battery life beyond 12 months. |
Use Scenario: Enabling a GPS module only when both GNSS fix confirmation and cellular network registration are valid. IC Role / Device Role / Timing Role: Dual-input logic gate performing real-time conjunction of two status flags before asserting ENABLE to LDO controlling GPS power rail. Use Value: Uses 1.6 ns tPD to ensure synchronous power activation without race conditions, and 0.9 µA ICC to avoid measurable impact on system standby current. |
| IoT Edge Node Voltage-Level Translation | Medical Patch Device Signal Gating |
|
Use Scenario: Interfacing a 3.3 V BLE SoC GPIO with a 1.8 V ADC enable input in a battery-operated environmental monitor. IC Role / Device Role / Timing Role: Level-shifting AND gate accepting 3.3 V logic inputs while powered from 1.8 V rail - exploiting input overvoltage tolerance and scalable VIH/VIL. Use Value: Eliminates discrete level shifter IC or resistor-divider network, reducing BOM count and layout area while maintaining timing integrity (tPD < 3 ns). |
Use Scenario: Gating ECG analog front-end clock enable based on patient motion detection and lead-off status to suppress noise during artifact events. IC Role / Device Role / Timing Role: Safety-critical AND gate ensuring clock is disabled unless both motion flag = LOW and lead-off = OK - preventing corrupted acquisition. Use Value: Achieves <0.5 µA IOFF leakage at zero VCC during device shutdown, meeting IEC 62304 Class B leakage limits for implant-adjacent diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NC7SZ08P5X | SC-88A (5-pin) package; no Pin 5 N.C.; same electrical specs but larger footprint (1.25 mm × 2.0 mm). | Preferred where reworkability or legacy footprint compatibility is prioritized over size reduction. | Select when board assembly uses standard pick-and-place nozzles calibrated for SC-70 packages, not UDFN. |
| SN74LVC1G08DBVR | Higher VCC min = 1.65 V; 32 mA IO drive; no IOFF; SOT-23-5 package. | Suitable for 1.8 V/3.3 V-only systems needing stronger drive, but not for partial power-down use cases. | Choose when interfacing with heavy capacitive loads (>30 pF) or when IOFF is not required and cost-per-unit is primary. |
Compared with NC7SV08L6X, NC7SZ08P5X offers identical logic and electrical behavior in a more serviceable package, while SN74LVC1G08DBVR trades IOFF and ultra-low-VCC support for higher drive and broader industry adoption - making NC7SV08L6X optimal for miniaturized, multi-rail, battery-constrained designs.
Availability
NC7SV08L6X is available at Aetrix Electronics and suitable for wearable electronics, medical patch devices, and industrial sensor nodes requiring stable component supply with long-term lifecycle assurance despite its discontinued-for-new-design status.
Supply support for NC7SV08L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The TinyLogic ULP-A family - including NC7SV08L6X - was engineered specifically for ultra-low-power, space-constrained digital logic in battery-operated edge devices, emphasizing sub-1 V operation, IOFF protection, and minimal footprint.
FAQ
Is NC7SV08L6X still in production and supported for new designs?
No - according to onsemi's official datasheet (Rev. 5, June 2024), NC7SV08L6X is marked "DISCONTINUED" and "not recommended for new design." However, Aetrix Electronics maintains active inventory and offers lifecycle coordination support, including last-time-buy planning and cross-reference guidance for qualified replacements like NC7SZ08P5X or SN74LVC1G08DBVR. NC7SV08L6X remains fully functional and electrically identical to its active variants.
What is the correct pin 1 orientation for NC7SV08L6X in tape-and-reel delivery?
Per onsemi's ordering information, NC7SV08L6X uses Q4 orientation in tape-and-reel packaging: pin 1 is located at the top-left corner when the reel is viewed with the component tape facing upward and the leader end entering from the left. This matches JEDEC-standard UDFN6 orientation and is verified in Case 517DP mechanical drawings. Always confirm via optical inspection using the laser-marked dot adjacent to pin 1 on the package top surface.
Does NC7SV08L6X require external pull-up or pull-down resistors on its inputs or output?
No - NC7SV08L6X has no internal pull resistors and does not require external ones for standard AND operation. Its CMOS inputs have ≤0.5 µA leakage (IIN) and are overvoltage-tolerant, so externally pulled inputs are only needed if a defined logic state is required during power-up/power-down sequences. The push-pull output (Pin 4) actively drives both HIGH and LOW states, eliminating need for external pull-ups in most gating applications.
Can NC7SV08L6X safely interface a 3.3 V microcontroller GPIO with a 1.2 V FPGA I/O bank?
Yes - NC7SV08L6X can operate from 1.2 V VCC (within 0.9–3.6 V range) while accepting 3.3 V inputs due to its 3.6 V overvoltage-tolerant inputs. At VCC = 1.2 V, VOH ≈ 1.1 V (min) and VOL ≈ 0.12 V (max), which meets 1.2 V FPGA input thresholds (VIH ≥ 0.65×VCC, VIL ≤ 0.35×VCC). Thus, NC7SV08L6X serves as a robust, single-chip level translator without external components.
How does the IOFF feature of NC7SV08L6X behave when VCC is ramping or partially powered?
IOFF activates when VCC falls below ~0.2 V and remains active until VCC exceeds ~0.5 V. During this transition, both inputs (A, B) and output (Y) present high-impedance, leakage-limited paths (<0.5 µA). This prevents current backflow from powered downstream circuits into the unpowered NC7SV08L6X domain - a critical safeguard in hot-plug or multi-rail sequencing scenarios. The behavior is validated across −40 °C to +85 °C per datasheet Figure 3 test conditions.
NC7SV08L6X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SV
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 900 nA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.6V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 2.3ns @ 3V, 30pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-MicroPak
NC7SV08L6X FAQ
1.How can I place an order for NC7SV08L6X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SV08L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SV08L6X reliable?
The price and inventory of NC7SV08L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SV08L6X is usually 5 days.
3.What payment methods are accepted for NC7SV08L6X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SV08L6X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SV08L6X?
NC7SV08L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SV08L6X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SV08L6X?
For technical support, including NC7SV08L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SV08L6X requirements.
6.How does Aetrix verify that NC7SV08L6X is sourced from the original manufacturer or authorized distributors?
All NC7SV08L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SV08L6X meets industry standards.
7.What is the process for return or replacement of NC7SV08L6X?
All NC7SV08L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SV08L6X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SV08L6X part is unused and in its original packaging.
Return procedure for NC7SV08L6X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SV08L6X Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

