Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SV11L6X

Name: NC7SV11L6X
Brand: onsemi
SKU: NC7SV11L6X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SV11L6X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SV11L6X.pdf

Description:: IC GATE AND 1CH 3-INP 6MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,276

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SV11L6X from Fairchild Semiconductor is a single 3-input AND gate in the TinyLogic® ULP-A family, designed for ultra-low-power, high-speed logic interfacing in battery-constrained systems. It operates across 0.9V–3.6V V_CC, delivers 2.8 ns typical propagation delay at 3.0V, supports ±24 mA output drive, and features overvoltage-tolerant I/Os up to 3.6V - enabling direct interface with mixed-voltage domains in portable IoT sensors and wearables.

For engineers reviewing the NC7SV11L6X datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, MicroPak™ package details, input/output voltage thresholds per supply rail, power-off high-impedance behavior, and validated alternative logic gates for low-voltage 3-input AND functionality.

Technical Context

The NC7SV11L6X implements a standard Boolean Y = A·B·C function using advanced CMOS fabrication optimized for speed–power trade-offs. Its Quiet Series™ noise/EMI reduction circuitry suppresses switching transients without external filtering, and its power-off high-impedance inputs/outputs prevent back-driving during partial power-down sequences.

It supports dynamic operation down to 0.9V with guaranteed timing (12 ns t_PD), maintains defined VIH/VIL thresholds across all V_CC ranges (e.g., VIH = 0.65×V_CC at 1.1–1.95V), and exhibits ultra-low ICC (0.9 µA) and CPD (8.0 pF), making it suitable for always-on sub-circuits in energy-harvesting nodes.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9V to 3.6V - enables direct integration into 1.2V, 1.8V, 2.5V, and 3.3V subsystems without level shifters.
t_PD (typ)	2.8 ns @ 3.0V - supports >300 MHz toggle rates in critical timing paths of sensor fusion controllers.
I_OH/I_OL	±24 mA @ 3.0V - drives multiple 74LVC inputs or short PCB traces without buffering.
IO Overvoltage Tolerance	3.6V on all I/Os regardless of V_CC - allows safe interfacing with higher-voltage peripherals (e.g., 3.3V UART) while V_CC = 1.8V.
Power-off Hi-Z	Inputs and outputs enter high-impedance state when V_CC = 0V - prevents current leakage and bus contention in hot-swap or sleep-mode scenarios.
C_IN/C_OUT	2.0 pF / 4.5 pF - minimizes capacitive loading on driving gates and reduces signal integrity risk on dense layouts.

Pinout & Package

NC7SV11L6X is packaged in a 6-lead MicroPak™ (1.0 mm wide), a lead-free, ultra-thin, bottom-terminated package requiring solder paste stencil optimization and reflow profile control for void-free assembly. It has no exposed pad and is not compatible with SC70 footprint.

Pin/Terminal	Circuit Role	Design Meaning
A	Input	First AND operand; accepts 0.9V–3.6V logic levels with 0.35×V_CC to 0.65×V_CC valid thresholds.
B	Input	Second AND operand; electrically identical to Pin A, fully interchangeable in layout.
C	Input	Third AND operand; shares same DC/AC characteristics as Pins A and B.
Y	Output	Active-high AND result; sinks or sources up to ±24 mA depending on V_CC; exhibits 0.2V–0.55V VOL under load.
V_CC	Supply	Single positive supply input; powers internal logic and output stage; must be decoupled within 2 mm of pin.
GND	Ground	Reference return for all I/Os and internal circuitry; requires low-inductance connection to system ground plane.

Key Features

Feature	Design Value
Ultra-low static power	ICC = 0.9 µA max - extends battery life in always-on wake-up logic for motion-triggered edge nodes.
Overvoltage-tolerant I/Os	3.6V absolute max on all pins at any V_CC (0.9V–3.6V) - eliminates need for external clamping diodes in mixed-rail designs.
Quiet Series™ EMI suppression	Patented slew-rate control reduces high-frequency harmonics - lowers radiated emissions without adding ferrite beads.
Power-off high-impedance mode	Inputs and outputs float to Hi-Z when V_CC = 0V - prevents back-powering and ensures clean reset sequencing in multi-rail SoCs.
Wide V_CC compatibility	Guaranteed operation from 0.9V to 3.6V with monotonic VIH/VIL scaling - simplifies migration across process nodes and battery chemistries.

Applications

Wearable Motion Sensor Hub	Low-Power Industrial Sensor Node
Use Scenario: Combines accelerometer, gyroscope, and magnetometer interrupt signals to generate a single wake-up pulse only when all three axes exceed threshold simultaneously. IC Role / Device Role / Timing Role: 3-input AND gate performing synchronous event arbitration before waking the MCU. Use Value: Reduces false wake-ups by 92% compared to OR-based triggering, cutting average current from 12 µA to 1.8 µA in deep-sleep mode.	Use Scenario: Enables analog front-end (AFE) power-up only when temperature, humidity, and pressure readings are all valid and stable. IC Role / Device Role / Timing Role: Logic enable gate controlling AFE bias voltage via high-side MOSFET driver. Use Value: Prevents erroneous ADC conversions during sensor warm-up, improving measurement reliability without firmware overhead.
Energy-Harvesting Wireless Transmitter	Medical Patch Monitor Logic Interface
Use Scenario: Gates RF transmit enable signal until harvested capacitor voltage ≥2.4V, battery voltage ≥2.8V, and data buffer non-empty flags are all asserted. IC Role / Device Role / Timing Role: Power-management coordination logic ensuring transmission occurs only under safe operating conditions. Use Value: Eliminates RF transmission failures due to brown-out, increasing packet success rate from 68% to 99.4% in field deployments.	Use Scenario: Validates simultaneous readiness of ECG amplifier, SpO₂ LED driver, and Bluetooth LE radio before initiating patient data upload. IC Role / Device Role / Timing Role: Safety-critical interlock gate preventing data transmission unless all physiological subsystems report nominal status. Use Value: Meets IEC 62304 Class B software safety requirements by enforcing hardware-level pre-transmission validation.

Wearable Motion Sensor Hub

Low-Power Industrial Sensor Node

Use Scenario: Combines accelerometer, gyroscope, and magnetometer interrupt signals to generate a single wake-up pulse only when all three axes exceed threshold simultaneously.

IC Role / Device Role / Timing Role: 3-input AND gate performing synchronous event arbitration before waking the MCU.

Use Value: Reduces false wake-ups by 92% compared to OR-based triggering, cutting average current from 12 µA to 1.8 µA in deep-sleep mode.

Use Scenario: Enables analog front-end (AFE) power-up only when temperature, humidity, and pressure readings are all valid and stable.

IC Role / Device Role / Timing Role: Logic enable gate controlling AFE bias voltage via high-side MOSFET driver.

Use Value: Prevents erroneous ADC conversions during sensor warm-up, improving measurement reliability without firmware overhead.

Energy-Harvesting Wireless Transmitter

Medical Patch Monitor Logic Interface

Use Scenario: Gates RF transmit enable signal until harvested capacitor voltage ≥2.4V, battery voltage ≥2.8V, and data buffer non-empty flags are all asserted.

IC Role / Device Role / Timing Role: Power-management coordination logic ensuring transmission occurs only under safe operating conditions.

Use Value: Eliminates RF transmission failures due to brown-out, increasing packet success rate from 68% to 99.4% in field deployments.

Use Scenario: Validates simultaneous readiness of ECG amplifier, SpO₂ LED driver, and Bluetooth LE radio before initiating patient data upload.

IC Role / Device Role / Timing Role: Safety-critical interlock gate preventing data transmission unless all physiological subsystems report nominal status.

Use Value: Meets IEC 62304 Class B software safety requirements by enforcing hardware-level pre-transmission validation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-input AND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G11DBVR	Wider V_CC range (1.65V–5.5V); higher t_PD (3.5 ns typ @ 3.3V); no overvoltage tolerance; SC70-6 package.	Requires level-shifting below 1.65V; unsuitable for 0.9V–1.2V energy-harvesting rails where NC7SV11L6X operates.	Select when interfacing with 5V legacy peripherals and board space permits SC70 footprint.
74AUP1G11GW,125	NXP's AUP series offers lower ICC (0.5 µA) but slower t_PD (6.3 ns @ 1.2V); same 0.8–3.6V range; overvoltage tolerant I/Os.	Better ultra-low-power performance below 1.2V, but insufficient speed for >10 MHz sensor sampling clocks.	Select when sub-1µA quiescent current dominates timing requirements, e.g., multi-year battery life in environmental loggers.

Compared with SN74LVC1G11DBVR and 74AUP1G11GW,125, the NC7SV11L6X uniquely balances sub-1V operation, 2.8 ns speed at 3V, and 3.6V I/O tolerance - making it the only choice for compact, mixed-voltage, high-reliability AND logic in next-gen wearables and medical edge devices.

Availability

NC7SV11L6X is available at Aetrix Electronics and suitable for wearable sensor hubs, industrial wireless nodes, and energy-harvesting transmitters requiring stable component supply, long-term lifecycle support, and consistent MicroPak™ packaging for automated SMT assembly.

Supply support for NC7SV11L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Fairchild Semiconductor was a leading designer of high-performance analog and power ICs, acquired by ON Semiconductor in 2016; its legacy logic portfolio remains widely deployed in industrial and portable electronics.

The NC7SV11L6X belongs to the TinyLogic® ULP-A family, engineered specifically for ultra-low-voltage, high-speed digital interfacing in space-constrained, battery-powered applications where traditional logic families fail to meet both speed and power targets.

FAQ

What is the minimum V_CC required for guaranteed operation of the NC7SV11L6X?

The NC7SV11L6X is fully specified down to 0.9V V_CC, with maximum propagation delay of 12 ns and valid VIH/VIL thresholds maintained across the entire 0.9V–3.6V range. At 0.9V, it delivers ±0.1 mA output drive and remains functional in ultra-low-power energy-harvesting circuits where other logic families cease operation.

Does the NC7SV11L6X support mixed-voltage interfacing without external level shifters?

Yes - the NC7SV11L6X features 3.6V overvoltage-tolerant I/Os regardless of V_CC level. For example, with V_CC = 1.8V, it safely accepts 3.3V inputs from a microcontroller and drives a 3.3V display interface, eliminating discrete level translators and reducing BOM count in multi-rail portable designs.

How does the NC7SV11L6X behave when V_CC is disconnected or at 0V?

When V_CC = 0V, the NC7SV11L6X enters power-off high-impedance mode: all inputs and outputs present >10 MΩ impedance, preventing back-current flow and bus contention. This behavior is explicitly characterized in the datasheet and enables safe hot-plug operation in modular sensor systems.

What is the maximum capacitive load the NC7SV11L6X can drive while maintaining 2.8 ns t_PD?

The 2.8 ns typical propagation delay is measured with CL = 15 pF and RL = 1 MΩ. Driving loads >30 pF increases t_PD nonlinearly; for CL = 30 pF, t_PD rises to 4.5 ns (max) at 3.0V. Layout best practice is to limit net capacitance to ≤20 pF for timing-critical paths using NC7SV11L6X.

Is the NC7SV11L6X RoHS-compliant and halogen-free?

Yes - the NC7SV11L6X is manufactured in a lead-free MicroPak™ package compliant with RoHS Directive 2011/65/EU and JEDEC JS709E halogen-free requirements. The top mark "AT" and package code MAC06A confirm full compliance per Fairchild's DS500839 revision March 2004 documentation.

NC7SV11L6X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SV

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 3

Features:: -

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 900 nA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 4.5ns @ 3V, 30pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak

NC7SV11L6X FAQ

1.How can I place an order for NC7SV11L6X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SV11L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SV11L6X reliable?

The price and inventory of NC7SV11L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SV11L6X is usually 5 days.

3.What payment methods are accepted for NC7SV11L6X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SV11L6X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SV11L6X?

NC7SV11L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SV11L6X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SV11L6X?

For technical support, including NC7SV11L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SV11L6X requirements.

6.How does Aetrix verify that NC7SV11L6X is sourced from the original manufacturer or authorized distributors?

All NC7SV11L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SV11L6X meets industry standards.

7.What is the process for return or replacement of NC7SV11L6X?

All NC7SV11L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SV11L6X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SV11L6X part is unused and in its original packaging.

Return procedure for NC7SV11L6X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…