Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SV86L6X

Name: NC7SV86L6X
Brand: onsemi
SKU: NC7SV86L6X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SV86L6X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SV86L6X.pdf

Description:: IC GATE XOR 1CH 2-INP 6MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,960

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SV86L6X from onsemi is a single 2-input exclusive-OR (XOR) gate in the TinyLogic ULP-A family, designed for ultra-low-power logic functions in space-constrained systems. It operates across a wide supply range of 0.9 V to 3.6 V, delivers 1.7 ns typical propagation delay at 3.3 V, supports input/output over-voltage tolerance up to 3.6 V, and features IOFF partial power-down protection - enabling use in battery-powered IoT sensors and level-shifting interfaces between mixed-voltage domains.

For engineers reviewing the NC7SV86L6X datasheet, pinout, applications, or equivalent options, key selection considerations include its MicroPak package footprint, rail-to-rail input compatibility, 24 mA drive strength at 3.3 V, and guaranteed operation from −40°C to +85°C in portable and industrial edge nodes.

Technical Context

The NC7SV86L6X implements a CMOS-based XOR logic function with complementary transistor pairs driving a single-ended output. Its IOFF circuitry actively disables both pull-up and pull-down paths when VCC = 0 V, preventing back-driving of powered rails during partial power-down sequences.

Input thresholds scale with VCC (VIH = 0.65×VCC, VIL = 0.35×VCC for 1.1–1.95 V supplies), ensuring robust noise margins across voltage domains. Propagation delay varies from 17.7 ns at 0.9 V to 1.7 ns at 3.3 V under RL = 2 kΩ / CL = 15 pF conditions, reflecting optimized low-VT device sizing for sub-1-V operation.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.9 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
tPD (Typ)	1.7 ns at VCC = 3.3 V - supports >300 MHz toggle rates in high-speed control paths
IOFF Leakage	≤0.5 µA at VCC = 0 V - prevents current backflow during system sleep states
Drive Strength	±24 mA at VCC = 3.3 V - sufficient to drive 50 Ω transmission lines or fan-out to ≥10 LVTTL loads
Input Tolerance	Inputs tolerant to 3.6 V regardless of VCC - allows safe interfacing with higher-voltage peripherals
Operating Temp	−40°C to +85°C - qualified for industrial ambient environments without derating
ICC (Max)	0.9 µA - ultra-low quiescent current preserves battery life in always-on sensing nodes

Pinout & Package

NC7SV86L6X is packaged in the 6-pin MicroPak™ (CASE 127EB), a leadless, near-chip-scale package measuring 1.45 mm × 1.0 mm × 0.55 mm with bottom-side solder pads. It uses a non-standard pin 1 orientation (Q4) in tape-and-reel delivery.

Pin/Terminal	Circuit Role	Design Meaning
1	A Input	First XOR operand; accepts 0.9–3.6 V logic levels independent of VCC
2	B Input	Second XOR operand; electrically identical to Pin 1 with same voltage tolerance
3	GND	Ground reference for all internal logic and I/O; must be connected before VCC
4	Y Output	Active-high XOR result (Y = A ⊕ B); capable of sourcing/sinking 24 mA at 3.3 V
5	No Connect	Internally unconnected; must remain floating - no external tie required
6	VCC	Positive supply; powers internal logic and I/O buffers; IOFF active when held at 0 V

Key Features

Feature	Design Value
Rail-to-rail input voltage support	Accepts inputs from 0 V to 3.6 V regardless of VCC setting - eliminates need for external clamping diodes
IOFF partial power-down protection	Blocks current flow between A/B/Y pins and GND/VCC when VCC = 0 V - critical for hot-swap and multi-rail sequencing
Ultra-low dynamic power	CPD = 8.0 pF - minimizes switching power (PD = CPD × VCC² × f) in high-frequency clock-gating applications
MicroPak package footprint	1.45 mm × 1.0 mm area - saves >60% board space vs. SC-88A, ideal for wearables and miniaturized modules
Pb-free, RoHS-compliant construction	Halogen-free/BFR-free materials meet IPC-J-STD-020 moisture sensitivity Level 1 - supports lead-free reflow without preconditioning

Applications

IoT Sensor Node Logic	Low-Voltage Level Shifter
Use Scenario: Combining motion and temperature sensor interrupts into a single wake-up signal for an ARM Cortex-M0+ MCU operating at 1.2 V. IC Role / Device Role / Timing Role: XOR gate generating active-high interrupt when exactly one sensor asserts (A=1,B=0 or A=0,B=1). Use Value: Enables deterministic wake-up decision logic using only 1.2 V supply and consuming <1 µA static current - extends coin-cell battery life beyond 5 years.	Use Scenario: Translating 3.3 V GPIO toggles from an ESP32 host to a 1.8 V FPGA configuration interface. IC Role / Device Role / Timing Role: Bidirectional level translator leveraging input over-voltage tolerance and rail-compatible output swing. Use Value: Eliminates discrete MOSFET translators; supports 100 Mbps data rates with <4 ns skew between rising/falling edges at 3.3 V.
Power Sequencing Monitor	Secure Boot Signal Inverter
Use Scenario: Validating correct power-up order of VDD_IO and VDD_CORE rails in a SoC-based gateway before releasing reset. IC Role / Device Role / Timing Role: XOR comparator detecting mismatch between two delayed power-good signals. Use Value: Provides fail-safe detection of out-of-spec sequencing with <2 ns timing resolution - prevents latch-up during cold start.	Use Scenario: Inverting secure boot enable signal from a trusted execution environment to disable legacy firmware loading paths. IC Role / Device Role / Timing Role: Single-gate logic inversion with tamper-resistant low-leakage behavior at 0.9 V. Use Value: Delivers <0.5 µA IOFF leakage at VCC = 0 V - ensures irreversible disablement even during brown-out conditions.

IoT Sensor Node Logic

Low-Voltage Level Shifter

Use Scenario: Combining motion and temperature sensor interrupts into a single wake-up signal for an ARM Cortex-M0+ MCU operating at 1.2 V.

IC Role / Device Role / Timing Role: XOR gate generating active-high interrupt when exactly one sensor asserts (A=1,B=0 or A=0,B=1).

Use Value: Enables deterministic wake-up decision logic using only 1.2 V supply and consuming <1 µA static current - extends coin-cell battery life beyond 5 years.

Use Scenario: Translating 3.3 V GPIO toggles from an ESP32 host to a 1.8 V FPGA configuration interface.

IC Role / Device Role / Timing Role: Bidirectional level translator leveraging input over-voltage tolerance and rail-compatible output swing.

Use Value: Eliminates discrete MOSFET translators; supports 100 Mbps data rates with <4 ns skew between rising/falling edges at 3.3 V.

Power Sequencing Monitor

Secure Boot Signal Inverter

Use Scenario: Validating correct power-up order of VDD_IO and VDD_CORE rails in a SoC-based gateway before releasing reset.

IC Role / Device Role / Timing Role: XOR comparator detecting mismatch between two delayed power-good signals.

Use Value: Provides fail-safe detection of out-of-spec sequencing with <2 ns timing resolution - prevents latch-up during cold start.

Use Scenario: Inverting secure boot enable signal from a trusted execution environment to disable legacy firmware loading paths.

IC Role / Device Role / Timing Role: Single-gate logic inversion with tamper-resistant low-leakage behavior at 0.9 V.

Use Value: Delivers <0.5 µA IOFF leakage at VCC = 0 V - ensures irreversible disablement even during brown-out conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NC7SZ86L6X	Same MicroPak-6 package but belongs to TinyLogic ULPA (not ULP-A) family; tPD = 2.8 ns at 3.3 V; VIH/VIL fixed at 1.6 V/0.8 V	Lacks VCC-scaled input thresholds - less suitable for multi-voltage domain bridging	Select NC7SZ86L6X only when fixed-threshold compatibility with legacy 1.8 V systems is required
SN74LVC1G86DPWR	SC-70-5 package (larger than MicroPak); VCC = 1.65–5.5 V; tPD = 4.5 ns at 3.3 V; no IOFF feature	Higher supply range but no power-down isolation - unsuitable for partial-power systems	Choose SN74LVC1G86DPWR when 5 V tolerance or higher drive (32 mA) is needed, and IOFF is not required

Compared with NC7SV86L6X, NC7SZ86L6X trades lower propagation delay consistency for reduced voltage-scaling flexibility, while SN74LVC1G86DPWR offers broader VCC range and higher drive at the cost of larger footprint and absence of IOFF - making NC7SV86L6X optimal for ultra-compact, multi-rail, battery-critical designs.

Availability

NC7SV86L6X is available at Aetrix Electronics and suitable for IoT sensor nodes, low-voltage level-shifting interfaces, and power sequencing monitors requiring stable component supply, long-term lifecycle assurance, and consistent MicroPak packaging.

Supply support for NC7SV86L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.

The TinyLogic ULP-A product line delivers ultra-low-power, high-speed logic gates optimized for battery-operated and space-constrained systems - with NC7SV86L6X targeting minimal-footprint XOR functionality in mixed-voltage edge devices.

FAQ

What is the maximum operating frequency supported by the NC7SV86L6X?

The NC7SV86L6X does not specify a maximum clock frequency in its datasheet, but its 1.7 ns typical propagation delay at 3.3 V implies reliable operation up to approximately 300 MHz for toggle-rate-limited applications. Actual usable frequency depends on load capacitance, PCB routing, and supply stability - design validation at target conditions is required per onsemi's recommendation.

Can the NC7SV86L6X be used with a 0.9 V supply and 3.3 V inputs?

Yes - the NC7SV86L6X supports inputs up to 3.6 V regardless of VCC level. When operated at VCC = 0.9 V, its inputs remain tolerant to 3.3 V signals, enabling safe level translation from higher-voltage peripherals without external components. Output swing will be rail-to-rail relative to the 0.9 V supply.

Does the NC7SV86L6X require external pull-up or pull-down resistors on unused inputs?

No - the NC7SV86L6X has no internal weak pull-ups or pull-downs. However, leaving inputs floating is not recommended. For unused inputs, tie A or B to GND or VCC depending on desired logic state (e.g., tie B to GND to make Y = A). This avoids undefined output states and minimizes dynamic current due to input noise coupling.

Is the NC7SV86L6X pin-compatible with the NC7SV86P5X?

No - NC7SV86L6X (MicroPak-6) and NC7SV86P5X (SC-88A-5) have different pin counts, pinouts, and package footprints. The MicroPak version adds a No Connect pin (Pin 5) and relocates VCC to Pin 6, while SC-88A places VCC at Pin 5 and omits Pin 6 entirely. PCB layout and stencil must be redesigned for interchange.

What is the thermal resistance (θJA) of the NC7SV86L6X in its MicroPak package?

The NC7SV86L6X in the MicroPak package has a junction-to-ambient thermal resistance (θJA) of 154°C/W, measured per JESD51-7 on an FR4 board with minimum pad spacing and no airflow. This value assumes standard 2-ounce copper traces; actual thermal performance improves with enhanced PCB copper pour or thermal vias under the exposed pad (if present in variant).

NC7SV86L6X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SV

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 900 nA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 3.3ns @ 3V, 30pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak

NC7SV86L6X FAQ

1.How can I place an order for NC7SV86L6X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SV86L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SV86L6X reliable?

The price and inventory of NC7SV86L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SV86L6X is usually 5 days.

3.What payment methods are accepted for NC7SV86L6X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SV86L6X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SV86L6X?

NC7SV86L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SV86L6X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SV86L6X?

For technical support, including NC7SV86L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SV86L6X requirements.

6.How does Aetrix verify that NC7SV86L6X is sourced from the original manufacturer or authorized distributors?

All NC7SV86L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SV86L6X meets industry standards.

7.What is the process for return or replacement of NC7SV86L6X?

All NC7SV86L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SV86L6X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SV86L6X part is unused and in its original packaging.

Return procedure for NC7SV86L6X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…