Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SZ05FHX

Name: NC7SZ05FHX
Brand: onsemi
SKU: NC7SZ05FHX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ05FHX

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SZ05FHX.pdf

Description:: IC INVERTER 1CH 1-INP 6MICROPAK2

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,616

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ05FHX from ON Semiconductor (formerly Fairchild) is a single ultra-high-speed CMOS inverter with open-drain output, designed for level translation and wired-OR logic applications. It operates across 1.65V–5.5V V_CC, delivers 24mA output drive at 3V, and achieves 1.9ns typical propagation delay into 50pF at 5V - enabling high-speed signal inversion in space-constrained portable and interface circuits.

For engineers reviewing the NC7SZ05FHX datasheet, pinout, applications, or equivalent options, this device is selected for low-voltage logic interfacing, I²C bus pull-up support, and compact-level-shifting designs where input overvoltage tolerance (up to 6V), power-down high-impedance behavior, and MicroPak2 packaging are critical.

Technical Context

The NC7SZ05FHX implements a single inverting gate with open-drain output stage fabricated in advanced CMOS technology. Its inputs tolerate up to 6V regardless of V_CC, and the output withstands 6V when in high-impedance state - enabling robust 5V-to-3V or mixed-voltage domain interfacing without external components.

It features proprietary noise/EMI reduction circuitry and supports power-down mode: both inputs and outputs enter high-impedance when V_CC = 0V. The device matches LCX-series performance at 3.3V while operating down to 1.65V, making it suitable for battery-powered systems requiring wide supply flexibility and fast edge rates.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 5.5V - supports direct integration into 1.8V, 2.5V, 3.3V, and 5V logic domains without level shifters.
t_PD (Typ.)	1.9ns at 5V into 50pF - enables sub-2ns signal inversion for timing-critical control paths and clock distribution buffers.
Output Drive	+24mA sink at V_CC = 3V - sufficient to drive standard I²C bus capacitance or multiple TTL loads without external pull-ups.
Input Voltage Tolerance	−0.5V to 6.0V - allows safe interfacing with higher-voltage controllers (e.g., 5V microcontrollers driving 3.3V logic).
Output Voltage Tolerance	−0.5V to 6.0V (open-drain, high-Z) - permits use as bidirectional level translator with external pull-up to any voltage ≤6V.
I_OFF	1µA max at V_CC = 0V - ensures negligible leakage during system sleep or hot-swap conditions.
Package	6-Lead MicroPak2, 1×1mm body, 0.35mm pitch - provides <1mm² footprint for ultra-dense PCB layouts in wearables and IoT sensors.

Pinout & Package

NC7SZ05FHX uses a 6-pin MicroPak2 package (JEDEC MO-252 variation UAAD) with exposed pad not connected internally. Pin 1 is marked by chamfered corner; pins are arranged in a single row with 0.35mm pitch. The package is lead-free, RoHS-compliant, and optimized for reflow soldering on fine-pitch PCBs.

Pin/Terminal	Circuit Role	Design Meaning
1, 5	NC	No internal connection - must be left unconnected or tied to GND per layout best practice; no electrical function.
2	A	Inverting input - accepts logic signals across full V_CC range; overvoltage tolerant up to 6V.
3	GND	Ground reference - common return path for supply and signal currents; requires low-inductance connection.
4	Y	Open-drain output - sinks current only; requires external pull-up to define HIGH level and set rise time.
6	V_CC	Positive supply - powers internal logic; decoupling capacitor (0.1µF) recommended within 2mm of pin.

Key Features

Feature	Design Value
Ultra-High Speed	1.9ns t_PD (typ.) at 5V - reduces propagation skew in synchronous control chains and improves timing margin.
Open-Drain Output	Enables wired-OR logic and I²C/SMBus compatibility - eliminates need for discrete MOSFETs in multi-master bus designs.
Overvoltage-Tolerant Inputs	6V absolute max input rating independent of V_CC - simplifies inter-domain signaling without clamping diodes or resistors.
Power-Down High-Z	Inputs and outputs go high-impedance at V_CC = 0V - prevents backfeeding and enables safe hot-plug operation in modular systems.
MicroPak2 Packaging	1×1mm body, 0.35mm pitch - achieves >50% area reduction vs. SC70-5, supporting miniaturized PCBs in medical and portable electronics.

Applications

Industrial Sensor Interface	I²C Bus Level Translation
Use Scenario: Interfacing 5V analog sensor outputs to a 3.3V microcontroller ADC input with digital enable control. IC Role / Device Role / Timing Role: Inverter drives enable line for sensor power management; open-drain output interfaces with 3.3V GPIO while tolerating 5V sensor logic. Use Value: Eliminates discrete level-shifter ICs and reduces BOM count; 1.65V minimum V_CC allows operation from partially discharged batteries.	Use Scenario: Connecting multiple 3.3V I²C peripherals to a 5V master controller on shared SDA/SCL lines. IC Role / Device Role / Timing Role: Acts as bidirectional level translator using external pull-ups to 5V on SDA/SCL; open-drain Y pin sinks bus current. Use Value: Supports standard I²C timing (400kHz) with 1.9ns propagation delay; 6V output tolerance prevents latch-up during bus contention.
Portable Device Power Sequencing	Low-Power Wake-Up Signal Conditioning
Use Scenario: Generating synchronized reset pulses for multiple subsystems during cold boot in a handheld medical device. IC Role / Device Role / Timing Role: Inverts wake-up signal from PMIC; open-drain output allows OR-ing with other reset sources via shared pull-up. Use Value: 24mA sink drive ensures fast discharge of reset-line capacitance; 1.65V operation extends usable battery voltage range.	Use Scenario: Conditioning interrupt signals from MEMS motion sensors to wake a 1.8V SoC from deep-sleep mode. IC Role / Device Role / Timing Role: Inverts active-low sensor interrupt; high-impedance state at V_CC = 0V prevents current leakage during sleep. Use Value: Sub-2ns delay preserves interrupt latency; 0.1µA I_OFF minimizes quiescent current in always-on sensor nodes.

Industrial Sensor Interface

I²C Bus Level Translation

Use Scenario: Interfacing 5V analog sensor outputs to a 3.3V microcontroller ADC input with digital enable control.

IC Role / Device Role / Timing Role: Inverter drives enable line for sensor power management; open-drain output interfaces with 3.3V GPIO while tolerating 5V sensor logic.

Use Value: Eliminates discrete level-shifter ICs and reduces BOM count; 1.65V minimum V_CC allows operation from partially discharged batteries.

Use Scenario: Connecting multiple 3.3V I²C peripherals to a 5V master controller on shared SDA/SCL lines.

IC Role / Device Role / Timing Role: Acts as bidirectional level translator using external pull-ups to 5V on SDA/SCL; open-drain Y pin sinks bus current.

Use Value: Supports standard I²C timing (400kHz) with 1.9ns propagation delay; 6V output tolerance prevents latch-up during bus contention.

Portable Device Power Sequencing

Low-Power Wake-Up Signal Conditioning

Use Scenario: Generating synchronized reset pulses for multiple subsystems during cold boot in a handheld medical device.

IC Role / Device Role / Timing Role: Inverts wake-up signal from PMIC; open-drain output allows OR-ing with other reset sources via shared pull-up.

Use Value: 24mA sink drive ensures fast discharge of reset-line capacitance; 1.65V operation extends usable battery voltage range.

Use Scenario: Conditioning interrupt signals from MEMS motion sensors to wake a 1.8V SoC from deep-sleep mode.

IC Role / Device Role / Timing Role: Inverts active-low sensor interrupt; high-impedance state at V_CC = 0V prevents current leakage during sleep.

Use Value: Sub-2ns delay preserves interrupt latency; 0.1µA I_OFF minimizes quiescent current in always-on sensor nodes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar inverter-with-open-drain-output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G05DBVR	Same 1.65–5.5V V_CC, but 3.7ns t_PD (typ.) at 3.3V; 32mA sink at 3.3V; SOT-23-5 package (2.9×1.6mm).	Larger footprint and slower speed; better suited for cost-sensitive, non-timing-critical I/O buffering.	Select when board space allows larger package and 1.9ns delay is not required.
74LVC1G05GW,125	1.65–5.5V V_CC, 3.2ns t_PD (typ.) at 3.3V; 32mA sink; SC-70-5 package (2.0×1.25mm); no overvoltage-tolerant inputs.	Smaller than SOT-23 but larger than MicroPak2; lacks 6V input tolerance - requires external protection for mixed-voltage use.	Select when overvoltage tolerance is unnecessary and SC-70 footprint is acceptable.

Compared with SN74LVC1G05DBVR and 74LVC1G05GW,125, the NC7SZ05FHX offers the fastest propagation delay (1.9ns), smallest footprint (1×1mm), and unique 6V input/output overvoltage tolerance - making it optimal for miniaturized, mixed-voltage, timing-sensitive designs where reliability under voltage mismatch is essential.

Availability

NC7SZ05FHX is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus translation, portable power sequencing, and low-power wake-up signal conditioning requiring stable component supply and long-term lifecycle support.

Supply support for NC7SZ05FHX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor (formerly Fairchild Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and consumer markets.

The NC7SZ05FHX belongs to the TinyLogic® UHS family - engineered for ultra-high-speed, low-voltage logic interfacing in space-constrained, battery-powered, and mixed-voltage electronic systems.

FAQ

What is the maximum input voltage rating for NC7SZ05FHX?

The NC7SZ05FHX supports DC input voltages from −0.5V to +6.0V, independent of V_CC. This overvoltage tolerance allows safe interfacing with higher-voltage logic families (e.g., 5V controllers driving a 1.8V system) without external clamping components. The specification is confirmed in the Absolute Maximum Ratings table of the NC7SZ05 datasheet Rev. 1.0.3.

Does NC7SZ05FHX support true bidirectional level translation?

The NC7SZ05FHX itself is unidirectional (inverting), but its open-drain output enables bidirectional bus applications like I²C when used with appropriate external pull-up resistors. The output can tolerate up to 6V in high-impedance state, allowing pull-ups to voltages higher than V_CC. However, signal directionality is managed externally - NC7SZ05FHX does not provide automatic direction sensing or dual-supply operation.

What is the recommended decoupling for NC7SZ05FHX?

A 0.1µF ceramic capacitor placed within 2mm of the V_CC (Pin 6) and GND (Pin 3) terminals is recommended for NC7SZ05FHX. This minimizes high-frequency supply noise and stabilizes operation during fast switching transitions. For systems with multiple NC7SZ05FHX devices, local decoupling per device is preferred over shared bulk capacitance due to the MicroPak2's low-inductance package.

Can NC7SZ05FHX be used with V_CC = 0V during system sleep?

Yes - NC7SZ05FHX enters a true high-impedance state when V_CC = 0V: both inputs and output present >10MΩ impedance, and power-off leakage (I_OFF) is limited to 1µA max. This behavior prevents back-driving and signal contention in powered-down subsystems, making NC7SZ05FHX suitable for wake-up signal conditioning and hot-swap interfaces.

Is the NC7SZ05FHX pinout compatible with other TinyLogic® inverters in MicroPak2?

Yes - NC7SZ05FHX shares identical MicroPak2 pinout (1/5=NC, 2=A, 3=GND, 4=Y, 6=V_CC) with other single-gate TinyLogic® devices in the same package, including NC7SZ04FHX (buffer) and NC7SZ14FHX (Schmitt-trigger inverter). This allows functional substitution without PCB redesign, provided timing and drive requirements are verified for the specific variant.

NC7SZ05FHX Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 1

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 4.3ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak2™

NC7SZ05FHX FAQ

1.How can I place an order for NC7SZ05FHX through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ05FHX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ05FHX reliable?

The price and inventory of NC7SZ05FHX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ05FHX is usually 5 days.

3.What payment methods are accepted for NC7SZ05FHX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ05FHX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ05FHX?

NC7SZ05FHX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ05FHX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ05FHX?

For technical support, including NC7SZ05FHX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ05FHX requirements.

6.How does Aetrix verify that NC7SZ05FHX is sourced from the original manufacturer or authorized distributors?

All NC7SZ05FHX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ05FHX meets industry standards.

7.What is the process for return or replacement of NC7SZ05FHX?

All NC7SZ05FHX units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ05FHX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ05FHX part is unused and in its original packaging.

Return procedure for NC7SZ05FHX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…