Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SZ08FHX-L22175

Name: NC7SZ08FHX-L22175
Brand: onsemi
SKU: NC7SZ08FHX-L22175
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ08FHX-L22175

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SZ08FHX-L22175.pdf

Description:: IC GATE AND 1CH 2-INP 6UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,665

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ08FHX-L22175 from onsemi is a single two-input AND gate in the TinyLogic UHS family, designed for ultra-high-speed logic-level translation and signal conditioning in space-constrained digital systems. It operates across 1.65 V to 5.5 V V_CC, delivers 2.7 ns typical propagation delay at 5 V into 50 pF, supports ±24 mA output drive at 3 V, and features over-voltage tolerant inputs up to 5.5 V - enabling robust 5 V-to-3 V interface bridging in mixed-supply applications.

For engineers reviewing the NC7SZ08FHX-L22175 datasheet, pinout, applications, or equivalent options, key selection criteria include its UDFN6 (1.0 × 1.0 mm) MicroPak2 package, 5-pin configuration with NC terminal, broad V_CC range compatibility, high-speed timing performance, and input/output high-impedance behavior during power-down.

Technical Context

The NC7SZ08FHX-L22175 implements standard positive-logic AND functionality (Y = A · B) using advanced CMOS process technology optimized for speed-power trade-off. Its internal design includes proprietary noise/EMI reduction circuitry and supports rail-to-rail input voltage tolerance independent of V_CC, allowing safe interfacing between disparate supply domains.

It exhibits defined DC electrical behavior across −40 °C to +85 °C, with VIH/VIL thresholds scaling with V_CC (e.g., VIH ≥ 0.70·V_CC at V_CC ≥ 2.3 V), VOH/VOL specified under multiple load conditions (up to ±24 mA), and guaranteed power-down isolation with <1 µA off-state leakage.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters.
t_PD (Typ)	2.7 ns at 5 V into 50 pF - ensures sub-3 ns timing for high-frequency control and synchronization paths.
I_OH/I_OL	±24 mA at 3 V - provides sufficient drive strength to fan out to multiple CMOS inputs or light loads without buffering.
Input Voltage Tolerance	Up to 5.5 V regardless of V_CC - permits direct connection of 5 V signals to lower-V_CC systems (e.g., 3.3 V MCU I/O).
Power-Down Behavior	Inputs and outputs go high-impedance when V_CC = 0 V - prevents back-driving and current leakage in powered-down subsystems.
Package	UDFN6 (1.0 × 1.0 mm, 0.35 mm pitch) - supports ultra-dense PCB layouts in portable and wearable electronics.

Pinout & Package

NC7SZ08FHX-L22175 is housed in a 6-pin UDFN package (Case 517DP, MicroPak2™), with pin 5 designated as No Connect (NC). The package is lead-free, halogen-free/BFR-free, and RoHS compliant. Thermal resistance (θ_JA) is 154 °C/W, supporting reliable operation in thermally constrained environments.

Pin/Terminal	Circuit Role	Design Meaning
1	A	Primary logic input - accepts 0–5.5 V signals; internally terminated to V_CC or GND via CMOS gates.
2	B	Secondary logic input - identical electrical characteristics to Pin 1; both inputs are over-voltage tolerant.
3	GND	Ground reference - must be connected to system ground plane for stable logic threshold and noise immunity.
4	Y	AND-gated output - drives downstream logic with rail-to-rail swing and ±24 mA capability at 3 V.
5	NC	No Connect - physically present but not bonded; must remain unconnected on PCB to avoid parasitic coupling.
6	V_CC	Supply voltage input - powers internal logic; decoupling capacitor (0.1 µF) recommended within 2 mm of this pin.

Key Features

Feature	Design Value
Ultra-High Speed	2.7 ns typical propagation delay at 5 V enables use in >300 MHz clock domain edge detection and fast enable gating.
Over-Voltage Tolerant Inputs	Accepts 5.5 V inputs irrespective of V_CC level - eliminates need for external level translators in mixed-voltage I/O interfaces.
Power-Down High-Z State	Zero current path between inputs/outputs and V_CC/GND when unpowered - critical for hot-swap and partial-power-down architectures.
Low Dynamic Power	CPD = 25 pF at 5 V - minimizes switching current (I_CCD) in high-frequency toggle scenarios, reducing system-level power budget impact.
EMI Reduction Circuitry	Proprietary slew-rate control suppresses high-frequency harmonics - eases EMC compliance in noise-sensitive RF or sensor subsystems.

Applications

Industrial PLC I/O Modules	USB-C Power Delivery Controllers
Use Scenario: Isolating and synchronizing enable signals between isolated 24 V field-side logic and 3.3 V microcontroller domains. IC Role / Device Role / Timing Role: Level-translating AND gate that validates dual safety conditions before asserting a hardware reset or power-enable line. Use Value: Eliminates discrete resistor-divider or MOSFET-based level shifters while maintaining <3 ns timing margin for real-time fault response.	Use Scenario: Combining CC line activity detection and VBUS presence to gate USB PD policy engine wake-up signals. IC Role / Device Role / Timing Role: Fast, low-power combinatorial gate ensuring synchronized assertion of "valid source detected" status to the PD controller. Use Value: Enables immediate wake-up (<5 ns latency) upon valid handshake, reducing system boot latency by 12–18 ms versus software polling.
Wearable Sensor Fusion Hubs	Automotive Body Control Modules
Use Scenario: Enabling motion-triggered BLE advertisement only when both accelerometer interrupt and battery OK flags are asserted. IC Role / Device Role / Timing Role: Low-quiescent-current AND gate acting as hardware-enforced enable gate for RF subsystem power management. Use Value: Reduces average current draw by 8.2 µA per event vs. MCU-based polling, extending coin-cell battery life by >9 months.	Use Scenario: Validating dual-lock confirmation signals (door latch + window position) before activating power window motor driver. IC Role / Device Role / Timing Role: Safety-critical hardware interlock gate preventing unintended actuation due to single-point failure or EMI glitch. Use Value: Meets ISO 11898-2 transient immunity requirements without additional Schmitt-trigger hysteresis components.

Industrial PLC I/O Modules

USB-C Power Delivery Controllers

Use Scenario: Isolating and synchronizing enable signals between isolated 24 V field-side logic and 3.3 V microcontroller domains.

IC Role / Device Role / Timing Role: Level-translating AND gate that validates dual safety conditions before asserting a hardware reset or power-enable line.

Use Value: Eliminates discrete resistor-divider or MOSFET-based level shifters while maintaining <3 ns timing margin for real-time fault response.

Use Scenario: Combining CC line activity detection and VBUS presence to gate USB PD policy engine wake-up signals.

IC Role / Device Role / Timing Role: Fast, low-power combinatorial gate ensuring synchronized assertion of "valid source detected" status to the PD controller.

Use Value: Enables immediate wake-up (<5 ns latency) upon valid handshake, reducing system boot latency by 12–18 ms versus software polling.

Wearable Sensor Fusion Hubs

Automotive Body Control Modules

Use Scenario: Enabling motion-triggered BLE advertisement only when both accelerometer interrupt and battery OK flags are asserted.

IC Role / Device Role / Timing Role: Low-quiescent-current AND gate acting as hardware-enforced enable gate for RF subsystem power management.

Use Value: Reduces average current draw by 8.2 µA per event vs. MCU-based polling, extending coin-cell battery life by >9 months.

Use Scenario: Validating dual-lock confirmation signals (door latch + window position) before activating power window motor driver.

IC Role / Device Role / Timing Role: Safety-critical hardware interlock gate preventing unintended actuation due to single-point failure or EMI glitch.

Use Value: Meets ISO 11898-2 transient immunity requirements without additional Schmitt-trigger hysteresis components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar two-input AND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G08DBVR	Same 5-pin SOT-23 package; t_PD = 3.7 ns (typ) at 3.3 V; V_CC range 1.65–5.5 V; no NC pin - Pin 5 = V_CC.	Lacks NC pin flexibility; slightly slower propagation but higher drive (32 mA) at 3.3 V; requires layout change for UDFN6 footprint.	Select when board space allows SOT-23 and higher output current is prioritized over minimal propagation delay.
74AUP1G08GW,125	5-pin SC-70 package; t_PD = 2.9 ns (typ) at 3.3 V; V_CC range 0.8–3.6 V; no over-voltage tolerance - max input = V_CC + 0.3 V.	Not suitable for 5 V-to-3.3 V translation; optimized for ultra-low power (0.9 µA ICC) in battery-powered systems below 3.6 V.	Select when operating exclusively below 3.6 V and sub-1 µA quiescent current is mandatory - not a drop-in replacement for mixed-voltage use.

Compared with SN74LVC1G08DBVR and 74AUP1G08GW,125, the NC7SZ08FHX-L22175 uniquely combines 2.7 ns speed, 5.5 V input tolerance, and UDFN6 footprint - making it optimal for miniaturized, multi-rail systems where timing, voltage interoperability, and board area are co-constrained.

Availability

NC7SZ08FHX-L22175 is available at Aetrix Electronics and suitable for industrial automation interfaces, USB-C power delivery subsystems, wearable sensor hubs, and automotive body control modules requiring stable component supply and long-term lifecycle support.

Supply support for NC7SZ08FHX-L22175 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NC7SZ08FHX-L22175 belongs to the TinyLogic UHS family - engineered for ultra-small-footprint, high-speed logic functions in battery-powered and space-constrained digital systems where speed, power, and voltage flexibility are jointly critical.

FAQ

What is the maximum input voltage rating for NC7SZ08FHX-L22175?

The NC7SZ08FHX-L22175 supports DC input voltages up to 5.5 V on pins A, B, and Y - independent of V_CC level. This over-voltage tolerance allows safe interfacing with 5 V signals even when V_CC is set to 1.8 V or 3.3 V, eliminating external clamping diodes or level translators in mixed-supply designs. Absolute maximum rating is 6.5 V, but operation above 5.5 V is not guaranteed.

Does NC7SZ08FHX-L22175 require external pull-up or pull-down resistors on unused inputs?

Yes - per the NC7SZ08FHX-L22175 datasheet, unused inputs must be held HIGH or LOW; floating inputs are prohibited. For NC7SZ08FHX-L22175, if only one input is used, the other must be tied to V_CC (for active-HIGH AND behavior) or GND (to force output LOW). Internal weak pull-ups/pull-downs are not provided, so external termination is mandatory to prevent metastability and increased ICC.

What is the function of Pin 5 (NC) on NC7SZ08FHX-L22175?

Pin 5 on NC7SZ08FHX-L22175 is designated No Connect (NC) - it is not electrically bonded to any internal circuitry and must remain unconnected on the PCB. Routing traces or applying solder to Pin 5 may introduce parasitic capacitance or unintended coupling, degrading signal integrity or EMI performance. The NC designation is confirmed in Figure 3 and PIN DEFINITIONS table of the official NC7SZ08 datasheet Rev. 8.

Can NC7SZ08FHX-L22175 operate reliably at −40 °C?

Yes - the NC7SZ08FHX-L22175 is fully characterized and guaranteed to meet all AC and DC specifications across −40 °C to +85 °C ambient temperature. Propagation delay remains ≤4.8 ns (max) at 5 V V_CC, and output drive capability holds at ±24 mA (min) at 3 V, even at the lowest temperature extreme. This makes NC7SZ08FHX-L22175 suitable for outdoor, automotive, and industrial deployments.

Is NC7SZ08FHX-L22175 pin-compatible with other TinyLogic variants like NC7SZ04 or NC7SZ86?

No - NC7SZ08FHX-L22175 is not pin-compatible with NC7SZ04 (inverter) or NC7SZ86 (XOR), despite sharing the same UDFN6 package outline. Each variant has distinct pin assignments: NC7SZ08FHX-L22175 uses Pins 1–2–3–4–6 for A–B–GND–Y–V_CC, whereas NC7SZ04 maps input to Pin 1 and output to Pin 5 (NC on NC7SZ08FHX-L22175). Substituting without layout revision will result in functional failure.

NC7SZ08FHX-L22175 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 4.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-UDFN (1x1)

NC7SZ08FHX-L22175 FAQ

1.How can I place an order for NC7SZ08FHX-L22175 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ08FHX-L22175 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ08FHX-L22175 reliable?

The price and inventory of NC7SZ08FHX-L22175 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ08FHX-L22175 is usually 5 days.

3.What payment methods are accepted for NC7SZ08FHX-L22175?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ08FHX-L22175 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ08FHX-L22175?

NC7SZ08FHX-L22175 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ08FHX-L22175 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ08FHX-L22175?

For technical support, including NC7SZ08FHX-L22175 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ08FHX-L22175 requirements.

6.How does Aetrix verify that NC7SZ08FHX-L22175 is sourced from the original manufacturer or authorized distributors?

All NC7SZ08FHX-L22175 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ08FHX-L22175 meets industry standards.

7.What is the process for return or replacement of NC7SZ08FHX-L22175?

All NC7SZ08FHX-L22175 units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ08FHX-L22175, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ08FHX-L22175 part is unused and in its original packaging.

Return procedure for NC7SZ08FHX-L22175:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…