onsemi NC7SZ10L6X
- Part No.:
- NC7SZ10L6X
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NC7SZ10L6X.pdf
- Description:
- IC GATE NAND 1CH 3-INP 6MICROPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,055
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SZ10L6X from onsemi is a single 3-input NAND gate in the TinyLogic UHS family, designed for high-speed logic level translation and signal conditioning in space-constrained digital systems. It operates across 1.65 V to 5.5 V VCC, delivers 2.4 ns typical propagation delay at 5 V into 50 pF, supports ±24 mA output drive at 3 V, and features overvoltage-tolerant inputs up to 5.5 V - enabling robust 5 V-to-3 V interface applications.
For engineers reviewing the NC7SZ10L6X datasheet, pinout, applications, or equivalent options, this page provides verified package mapping (MicroPak-6), confirmed logic function (Y = A·B·C), validated AC/DC electrical specs, and real-world use context for low-voltage portable, industrial control, and mixed-supply interface designs.
Technical Context
The NC7SZ10L6X implements a CMOS-based 3-input NAND gate with patented noise/EMI reduction circuitry and power-down high-impedance I/O states when VCC = 0 V. Its input structure tolerates 5.5 V regardless of VCC, supporting level-shifting without external components.
It is characterized across −40 °C to +85 °C and specified for 1.65–5.5 V operation, with propagation delays as low as 2.0 ns (typ) at 5 V/50 pF and input capacitance of 4 pF - confirming suitability for high-frequency clock gating and fast data path control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct integration into mixed-supply systems (1.8 V, 2.5 V, 3.3 V, 5 V rails) without level shifters. |
| tPD (Typ) | 2.4 ns at 3.3 V/50 pF - supports >200 MHz toggle rates in critical timing paths like enable/control gating. |
| IOH/IOL | ±24 mA at 3 V - drives multiple standard TTL or CMOS loads without buffering in compact logic networks. |
| Input Voltage Tolerance | Up to 5.5 V independent of VCC - allows safe interfacing with higher-voltage peripherals in 3.3 V or 1.8 V domains. |
| Power-Down State | High-impedance I/O at VCC = 0 V - prevents back-driving and leakage during system sleep or hot-swap events. |
| CIN | 4 pF - minimizes capacitive loading on driving stages, preserving signal integrity in dense PCB layouts. |
Pinout & Package
NC7SZ10L6X uses the MicroPak-6 (SIP6, 1.45 mm × 1.00 mm) leadless package - ultra-compact, bottom-terminal, no leads, requiring solder paste stencil optimization and X-ray inspection for assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A | Primary logic input; accepts 0–5.5 V regardless of VCC; must be terminated HIGH/LOW - not left floating. |
| 2 | GND | Ground reference for all internal circuitry and output return path; requires low-inductance connection to system ground plane. |
| 3 | B | Secondary logic input; electrically identical to Pin 1; shares same overvoltage tolerance and DC thresholds. |
| 4 | Y | Inverted 3-input NAND output (Y = A·B·C); capable of sourcing/sinking ±24 mA at 3 V with rail-to-rail swing. |
| 5 | VCC | Positive supply input; powers internal logic and output stage; decoupling capacitor (0.1 µF) required within 2 mm. |
| 6 | C | Third logic input; functionally identical to Pins 1 and 3; completes full 3-input NAND truth table per datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra High Speed | 2.4 ns tPD (typ) at 3.3 V/50 pF enables use in sub-5 ns timing windows for FPGA I/O conditioning and microcontroller peripheral gating. |
| Overvoltage-Tolerant Inputs | 5.5 V absolute max input voltage - eliminates need for external clamping diodes when interfacing with legacy 5 V logic in modern low-VCC systems. |
| Low Quiescent Current | 2.0 µA max ICC at 25 °C - reduces standby power in battery-powered IoT nodes and always-on sensor interfaces. |
| Pb-Free / RoHS Compliant | Meets EU RoHS Directive 2011/65/EU and halogen-free/BFR-free requirements - supports green manufacturing and export compliance. |
| No Power-On Reset Required | Outputs remain high-impedance until VCC stabilizes - prevents glitching on power-up in sequenced supply architectures. |
Applications
| Industrial PLC I/O Expansion | Portable Device Power Sequencing |
|---|---|
|
Use Scenario: Adding discrete logic to extend GPIO count on a microcontroller in a DIN-rail mounted controller, where space is limited and mixed 3.3 V/5 V sensors are connected. IC Role / Device Role / Timing Role: 3-input NAND gate performing active-low enable decoding for grouped sensor read cycles. Use Value: Eliminates need for larger SOIC logic ICs; 1.45 mm × 1.00 mm footprint saves >70% board area versus SC70-6 alternatives while maintaining 5 V sensor compatibility. |
Use Scenario: Controlling power-up sequence of RF module, display driver, and MCU core in a handheld medical monitor with tight battery life constraints. IC Role / Device Role / Timing Role: NAND gate combining reset, enable, and battery-good signals to generate a synchronized power-enable pulse. Use Value: 2.4 ns propagation delay ensures precise timing alignment; ±24 mA drive directly switches low-RDS(on) load switches without buffer stages. |
| USB-C Port Logic Interface | Automotive Body Control Module |
|
Use Scenario: Translating USB PD CC line status (5 V) to 3.3 V microcontroller GPIO in a dual-role port implementation. IC Role / Device Role / Timing Role: Level-shifting NAND gate used as an active-low combiner for CC1/CC2 detection and VCONN enable logic. Use Value: Input overvoltage tolerance removes external resistive dividers; 4 pF CIN preserves signal edge rate for USB PD negotiation timing. |
Use Scenario: Implementing fault-safe interlock logic between door lock actuator, window motor, and safety switch in a Class B automotive subsystem. IC Role / Device Role / Timing Role: Redundant 3-input NAND verifying simultaneous activation of enable, direction, and safety signals before motor drive engagement. Use Value: −40 °C to +85 °C operating range meets AEC-Q100 ambient requirements; high-output drive ensures reliable switching of optocoupler inputs in noisy harness environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G10DBVR | SC70-6 package (2.00 mm × 1.25 mm); 3.5 ns tPD (typ) at 3.3 V/50 pF; 32 mA drive at 3.3 V; 1.65–5.5 V VCC. | Larger footprint (+45% area); slightly slower; higher drive but less optimized for ultra-low-capacitance routing. | Preferred when existing layout uses SC70 footprints or when marginally higher output current is needed without redesign. |
| 74AUP1G10GW,125 | TSOP-6 package (2.1 mm × 1.25 mm); 6.0 ns tPD (typ) at 3.3 V/50 pF; ±4 mA drive at 3.3 V; 0.8–3.6 V VCC only. | Narrower VCC range excludes 5 V systems; lower drive limits fanout; slower speed restricts high-frequency use. | Consider only for ultra-low-power 1.8 V/2.5 V systems where 6 ns delay is acceptable and 5 V tolerance is unnecessary. |
Compared with SN74LVC1G10DBVR and 74AUP1G10GW,125, the NC7SZ10L6X offers the smallest footprint (1.45 mm × 1.00 mm), fastest propagation (2.4 ns typ), and unique 5.5 V input tolerance - making it optimal for space- and speed-critical mixed-voltage interfaces where layout area and signal integrity are primary constraints.
Availability
NC7SZ10L6X is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, portable device power sequencing, USB-C port logic interface, and automotive body control module applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for NC7SZ10L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
The TinyLogic UHS series - including NC7SZ10L6X - was engineered for ultra-high-speed, low-voltage logic functions in miniaturized portable and embedded systems where board space, power, and signal fidelity are critical.
FAQ
What is the maximum input voltage rating for NC7SZ10L6X, and does it depend on VCC?
The NC7SZ10L6X supports DC input voltages up to 5.5 V on pins A, B, and C - independent of the applied VCC value. This overvoltage tolerance is explicitly guaranteed in the Absolute Maximum Ratings table and enables safe interfacing with 5 V signals even when VCC is 1.8 V or 2.5 V. The NC7SZ10L6X datasheet confirms this behavior applies across the full −40 °C to +85 °C temperature range.
Does NC7SZ10L6X have a defined power-down state, and how does it behave when VCC = 0 V?
Yes, the NC7SZ10L6X enters a true high-impedance state on both inputs and output when VCC = 0 V. This is documented in the Description section and verified in the Absolute Maximum Ratings table, where input/output pins tolerate −0.5 V to 6.5 V regardless of supply condition. This feature prevents back-driving and leakage currents during hot-swap or partial-power-down scenarios - a key reliability advantage in modular systems using NC7SZ10L6X.
What is the typical propagation delay of NC7SZ10L6X under standard test conditions, and at which VCC is it lowest?
The NC7SZ10L6X achieves its lowest typical propagation delay of 2.0 ns at VCC = 5.0 V ± 0.5 V with CL = 50 pF and RL = 500 Ω, as specified in the AC Electrical Characteristics table. At 3.3 V, tPD (typ) is 2.4 ns under identical loading - confirming consistent high-speed performance across its full 1.65–5.5 V operating range. These values are measured per Figure 5 and Figure 7 test configurations in the NC7SZ10L6X datasheet.
Can NC7SZ10L6X drive standard TTL loads, and what output current capability supports this?
Yes, the NC7SZ10L6X can directly drive standard TTL loads due to its ±24 mA output drive capability at VCC = 3.0 V, as specified in the DC Electrical Characteristics table. This exceeds the ±0.4 mA requirement of standard TTL inputs and supports fanout of up to 60 LS-TTL loads or 10+ Schottky TTL loads. The NC7SZ10L6X maintains rail-to-rail VOH/VOL levels across its operating range, ensuring reliable logic-level compatibility.
Is NC7SZ10L6X compatible with lead-free reflow soldering processes, and what is its peak temperature rating?
Yes, NC7SZ10L6X is Pb-free, halogen-free, and RoHS-compliant, qualified for standard lead-free reflow profiles. Its junction lead temperature rating is +260 °C for 10 seconds - matching IPC/JEDEC J-STD-020 requirements for SnAgCu (SAC305) soldering. The MicroPak-6 package's thermal resistance (θJA = 154 °C/W) and exposed paddle design support efficient heat dissipation during reflow and operation - critical for high-density NC7SZ10L6X deployments.
NC7SZ10L6X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SZ
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-MicroPak
NC7SZ10L6X FAQ
1.How can I place an order for NC7SZ10L6X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SZ10L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SZ10L6X reliable?
The price and inventory of NC7SZ10L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ10L6X is usually 5 days.
3.What payment methods are accepted for NC7SZ10L6X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ10L6X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SZ10L6X?
NC7SZ10L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SZ10L6X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SZ10L6X?
For technical support, including NC7SZ10L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ10L6X requirements.
6.How does Aetrix verify that NC7SZ10L6X is sourced from the original manufacturer or authorized distributors?
All NC7SZ10L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ10L6X meets industry standards.
7.What is the process for return or replacement of NC7SZ10L6X?
All NC7SZ10L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ10L6X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SZ10L6X part is unused and in its original packaging.
Return procedure for NC7SZ10L6X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SZ10L6X Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

