Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NC7SZ125FHX

Name: NC7SZ125FHX
Brand: onsemi
SKU: NC7SZ125FHX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ125FHX

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-UFDFN

Datasheet:: NC7SZ125FHX.pdf

Description:: IC BUF NON-INVERT 5.5V 6MICROPK2

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,132

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ125FHX from ON Semiconductor is a single-channel, three-state buffer IC designed for level translation and bus isolation in space-constrained digital systems. It operates across 1.65 V to 5.5 V V_CC, delivers ±24 mA output drive at 3 V, and achieves 2.6 ns typical propagation delay into 50 pF at 5 V - enabling high-speed signal routing in low-voltage microcontroller I/O expansion and FPGA configuration interfaces.

For engineers reviewing the NC7SZ125FHX datasheet, pinout, applications, or equivalent options, key selection criteria include its 1×1 mm MicroPak2 package, over-voltage tolerant inputs (up to 6 V), 3-STATE output control, and compatibility with mixed-supply logic domains (e.g., 5 V → 3.3 V translation).

Technical Context

The NC7SZ125FHX implements a single non-inverting buffer with active-low three-state enable (OE), supporting bidirectional bus control via external gating. Its CMOS UHS architecture enables rail-to-rail input tolerance independent of V_CC, allowing safe interfacing between higher-voltage peripherals and lower-voltage processors.

It features power-down high-impedance inputs/outputs when V_CC = 0 V, and proprietary noise/EMI reduction circuitry optimized for clean switching in dense PCB layouts. The device is not a bus transceiver but a unidirectional buffer with output enable - no internal direction control or auto-sensing logic is present.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports direct integration across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (Typ.)	2.6 ns at 5 V into 50 pF - enables ≤385 MHz toggle rate in point-to-point routing with controlled load.
I_OH/I_OL	±24 mA at 3 V - drives standard TTL loads or multiple 74LVC inputs without external buffers.
Input Voltage Tolerance	–0.5 V to 6.0 V - permits 5 V signals into 3.3 V or 1.8 V systems without clamping diodes or external protection.
3-STATE Leakage	±1 µA max at V_CC = 0 V - ensures negligible current draw during system power-down or hot-swap events.
Package	6-Lead MicroPak2, 1.0 × 1.0 mm body, 0.35 mm pitch - fits 0.5 mm trace/space PCBs and enables <1.2 mm² footprint per channel.

Pinout & Package

NC7SZ125FHX uses the 6-lead MicroPak2 package (JEDEC MO-252 variation UAAD), with exposed die pad omitted and pin 1 marked by extended length in top-mark layout. Pin assignments are identical to other MicroPak variants of NC7SZ125.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Active-Low Enable)	Drives output Y to high-impedance state when HIGH; asserts buffer function when LOW.
2	A (Input)	Non-inverting data input; accepts voltages up to 6 V regardless of V_CC.
3	GND	Ground reference for all internal logic and output stages; must be connected to system ground plane.
4	Y (Output)	Three-state buffered output; sinks or sources up to 24 mA; floats above V_CC in 3-STATE.
5	V_CC	Supply voltage input; powers internal logic and output drivers; decoupling capacitor required within 2 mm.
6	NC	No internal connection; left unconnected on PCB; no thermal or electrical function.

Key Features

Feature	Design Value
Ultra-High Speed	2.6 ns t_PD at 5 V enables sub-4 ns timing margins in 100+ MHz clock distribution paths.
Over-Voltage Tolerant Inputs	6 V input rating allows direct connection to legacy 5 V buses while powered from 1.8 V or 2.5 V rails.
Low Quiescent Current	2 µA max ICC at +25°C reduces standby power in battery-backed I/O expanders and sensor hubs.
MicroPak2 Footprint	1.0 × 1.0 mm body with 0.35 mm pitch minimizes PCB area vs. SC70/SOT23 - critical for wearables and hearing aids.
Power-Down High-Z	Inputs and outputs enter high-impedance state at V_CC = 0 V - prevents back-driving during partial power sequencing.

Applications

Microcontroller I/O Expansion	FPGA Configuration Interface
Use Scenario: Expanding GPIO count on ARM Cortex-M0+ MCU with limited 1.8 V I/O banks. IC Role / Device Role / Timing Role: Unidirectional buffer isolating 3.3 V peripheral signals from 1.8 V MCU pins while maintaining timing integrity. Use Value: Eliminates need for discrete level translators; 2.6 ns delay preserves setup/hold margins for SPI clock rates up to 40 MHz.	Use Scenario: Driving configuration pins (e.g., INIT_B, PROGRAM_B) on Xilinx Artix-7 FPGA from 2.5 V system controller. IC Role / Device Role / Timing Role: Three-state buffer enabling shared configuration bus access between multiple controllers. Use Value: ±24 mA drive ensures fast edge rates on long PCB traces; 6 V-tolerant OE pin simplifies reset logic design.
USB-C Power Delivery Monitor	Industrial Sensor Hub Interface
Use Scenario: Isolating CC line voltage monitoring signals between 5 V PD controller and 3.3 V host MCU. IC Role / Device Role / Timing Role: Level-translating buffer with 3-STATE control synchronized to PD policy engine state transitions. Use Value: Input over-voltage tolerance avoids external Zener clamps; 1.0 mm² footprint saves space in compact USB-C E-Marker modules.	Use Scenario: Aggregating digital outputs from 8x MEMS pressure sensors (3.3 V) onto shared I²C bus with 1.8 V host SoC. IC Role / Device Role / Timing Role: Bus-isolation buffer preventing cross-talk and contention during sensor readout sequences. Use Value: Low 2 µA quiescent current extends battery life in wireless sensor nodes; 1.65 V minimum V_CC supports ultra-low-power sleep modes.

Microcontroller I/O Expansion

FPGA Configuration Interface

Use Scenario: Expanding GPIO count on ARM Cortex-M0+ MCU with limited 1.8 V I/O banks.

IC Role / Device Role / Timing Role: Unidirectional buffer isolating 3.3 V peripheral signals from 1.8 V MCU pins while maintaining timing integrity.

Use Value: Eliminates need for discrete level translators; 2.6 ns delay preserves setup/hold margins for SPI clock rates up to 40 MHz.

Use Scenario: Driving configuration pins (e.g., INIT_B, PROGRAM_B) on Xilinx Artix-7 FPGA from 2.5 V system controller.

IC Role / Device Role / Timing Role: Three-state buffer enabling shared configuration bus access between multiple controllers.

Use Value: ±24 mA drive ensures fast edge rates on long PCB traces; 6 V-tolerant OE pin simplifies reset logic design.

USB-C Power Delivery Monitor

Industrial Sensor Hub Interface

Use Scenario: Isolating CC line voltage monitoring signals between 5 V PD controller and 3.3 V host MCU.

IC Role / Device Role / Timing Role: Level-translating buffer with 3-STATE control synchronized to PD policy engine state transitions.

Use Value: Input over-voltage tolerance avoids external Zener clamps; 1.0 mm² footprint saves space in compact USB-C E-Marker modules.

Use Scenario: Aggregating digital outputs from 8x MEMS pressure sensors (3.3 V) onto shared I²C bus with 1.8 V host SoC.

IC Role / Device Role / Timing Role: Bus-isolation buffer preventing cross-talk and contention during sensor readout sequences.

Use Value: Low 2 µA quiescent current extends battery life in wireless sensor nodes; 1.65 V minimum V_CC supports ultra-low-power sleep modes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar buffer-with-three-state applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Same 5-pin SOT-23 package; 3.3 V only V_CC range (1.65–5.5 V); slightly slower t_PD (3.5 ns typ. at 3.3 V).	Lacks 6 V input tolerance; requires external clamping for 5 V signal sources.	Preferred when board already uses SOT-23 footprints and system operates strictly at 3.3 V.
74LVC1G125GW,125	5-pin SC70 package; identical V_CC range and input tolerance; t_PD = 2.9 ns typ. at 3.3 V.	0.6 mm wider body than MicroPak2; less suitable for <1.5 mm board height constraints.	Chosen when SC70 reflow compatibility or distributor stock availability outweighs footprint optimization.

Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NC7SZ125FHX offers the smallest PCB footprint (1.0 × 1.0 mm), highest speed at 5 V (2.6 ns), and unique combination of 6 V input tolerance with 1.65 V minimum operation - making it optimal for miniaturized, multi-rail embedded systems where layout area and voltage flexibility are critical.

Availability

NC7SZ125FHX is available at Aetrix Electronics and suitable for microcontroller I/O expansion, FPGA configuration interfaces, USB-C power delivery monitors, and industrial sensor hub interfaces requiring stable component supply and guaranteed long-term sourcing.

Supply support for NC7SZ125FHX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensing, and logic solutions for automotive, industrial, cloud, and consumer markets.

The NC7SZ125FHX belongs to the TinyLogic® UHS family - engineered for ultra-high-speed, low-voltage logic interfacing in space- and power-constrained portable and embedded systems.

FAQ

What is the maximum input voltage rating for NC7SZ125FHX?

The NC7SZ125FHX supports DC input voltages from –0.5 V to 6.0 V, independent of V_CC. This allows safe interfacing of 5 V signals into 1.8 V or 2.5 V systems without external protection components. The 6 V rating is confirmed in the Absolute Maximum Ratings table and applies to all inputs (A and OE) under continuous DC conditions.

Does NC7SZ125FHX support true bidirectional data flow?

No, NC7SZ125FHX is a unidirectional buffer with three-state output control. It has one input (A), one output (Y), and an active-low enable (OE). Data flows only from A to Y; there is no internal direction control or automatic bus arbitration. For bidirectional applications, two NC7SZ125FHX devices or a dedicated transceiver like NC7WZ245 must be used.

What is the recommended PCB land pattern for NC7SZ125FHX?

The recommended land pattern for NC7SZ125FHX follows JEDEC MO-252 variation UAAD: 0.35 mm pitch, 0.30 mm wide pads, 0.45 mm pad length, with 0.10 mm solder mask opening. Figure 10 in the datasheet provides exact dimensions including chamfered corners and pin 1 identifier placement. Thermal relief is not required - the package has no exposed thermal pad.

Can NC7SZ125FHX operate with V_CC = 0 V?

Yes - when V_CC = 0 V, both inputs and output enter high-impedance states per the datasheet description. This "power-down high-Z" behavior prevents back-driving of upstream logic and supports hot-plug or partial-power-down system architectures. Input leakage remains below 10 µA, and output leakage is ≤±10 µA.

Is NC7SZ125FHX pin-compatible with other NC7SZ125 package variants?

No - NC7SZ125FHX uses a 6-lead MicroPak2 package, while NC7SZ125M5X (SOT23) and NC7SZ125P5X (SC70) use 5-lead packages with different pinouts. The MicroPak2 variant adds a No-Connect (NC) pin at position 6, and pin 1 is OE (not A). PCB layout and schematic symbols must be updated when substituting between these variants.

NC7SZ125FHX Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak2™

NC7SZ125FHX FAQ

1.How can I place an order for NC7SZ125FHX through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ125FHX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ125FHX reliable?

The price and inventory of NC7SZ125FHX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ125FHX is usually 5 days.

3.What payment methods are accepted for NC7SZ125FHX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ125FHX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ125FHX?

NC7SZ125FHX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ125FHX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ125FHX?

For technical support, including NC7SZ125FHX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ125FHX requirements.

6.How does Aetrix verify that NC7SZ125FHX is sourced from the original manufacturer or authorized distributors?

All NC7SZ125FHX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ125FHX meets industry standards.

7.What is the process for return or replacement of NC7SZ125FHX?

All NC7SZ125FHX units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ125FHX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ125FHX part is unused and in its original packaging.

Return procedure for NC7SZ125FHX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…