onsemi NC7SZ125M5X
- Part No.:
- NC7SZ125M5X
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NC7SZ125M5X.pdf
- Description:
- IC BUF NON-INVERT 5.5V SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,578
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SZ125M5X from ON Semiconductor is a single-channel, three-state buffer IC designed for level translation and bus isolation in space-constrained digital systems. It delivers 2.6 ns typical propagation delay at 5 V, ±24 mA output drive at 3 V, and operates across 1.65 V to 5.5 V supply range - enabling interoperability between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains. It is used in portable consumer interfaces requiring low-power, high-speed signal buffering with voltage-tolerant inputs.
For engineers reviewing the NC7SZ125M5X datasheet, pinout, applications, or equivalent options, key selection criteria include its ultra-high-speed tPD performance into 50 pF, over-voltage tolerant inputs (up to 6 V), three-state control timing (tPZL/tPHZ < 6 ns at 5 V), and SOT23-5 package compatibility with high-density PCB layouts.
Technical Context
The NC7SZ125M5X implements a single non-inverting buffer with active-low three-state enable (OE), where output Y follows input A when OE is low and enters high-impedance state when OE is high. Its CMOS UHS architecture achieves sub-3 ns propagation delay while maintaining rail-to-rail output swing and input tolerance beyond VCC - critical for mixed-voltage bus interfacing.
It features power-down high-impedance inputs/outputs at VCC = 0 V, supports 5 V → 3 V level translation without external components, and integrates proprietary noise/EMI reduction circuitry. Input leakage remains ≤±10 µA across –40°C to +85°C, and output disable time (tPHZ) is 4.7 ns max at 5 V, ensuring clean bus release in multi-driver systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct use in 1.8 V, 2.5 V, 3.3 V, and 5 V systems without level shifters |
| tPD (Typ.) | 2.6 ns at 5 V into 50 pF - supports >300 MHz data rates in short-trace applications |
| IOUT Drive | ±24 mA at 3 V - drives heavy capacitive loads or multiple CMOS inputs without external buffers |
| VIN Tolerance | Up to 6 V independent of VCC - allows safe 5 V input on 3.3 V or 1.8 V powered systems |
| IOZ Leakage | ±10 µA max at –40°C to +85°C - ensures reliable high-impedance state retention during bus sharing |
| ICC Quiescent | 20 µA max - minimizes standby current in battery-powered devices |
| tPZH/tPZL | 5.8 ns max at 5 V - guarantees fast output enable for time-critical bus arbitration |
Pinout & Package
NC7SZ125M5X is packaged in a 5-lead SOT23 (JEDEC MO-178, 1.6 mm body width), optimized for automated placement and thermal dissipation in compact layouts. The package supports reflow soldering per J-STD-020 and has θJA = 300°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Active-Low Output Enable | Drives output Y to high-impedance when HIGH; must be pulled LOW to enable buffer function |
| 2 (A) | Buffer Input | Accepts 0–6 V logic signals; compatible with TTL, CMOS, and LVTTL thresholds across full VCC range |
| 3 (GND) | Ground Reference | Return path for all internal logic and output current; requires low-inductance connection to system ground plane |
| 4 (Y) | Three-State Output | Non-inverted replica of A when OE = LOW; floats to Hi-Z when OE = HIGH - isolates downstream loads |
| 5 (VCC) | Supply Voltage | Power rail for internal logic and output stage; bypass capacitor (0.1 µF) required within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-High Speed | 2.6 ns typical tPD at 5 V - reduces signal skew in parallel data paths and clock distribution networks |
| Over-Voltage Tolerant Inputs | 6 V absolute max VIN - eliminates need for external clamping diodes when interfacing legacy 5 V peripherals |
| Three-State Control Timing | tPZL/tPHZ ≤ 6 ns at 5 V - prevents bus contention during hot-swap or dynamic reconfiguration |
| Broad Supply Range | 1.65–5.5 V operation - supports single-supply designs across multiple voltage domains without regulators |
| Low Power-Down Current | 1 µA IOFF at VCC = 0 V - preserves system integrity during sleep modes with no external pull resistors needed |
Applications
| Mobile USB Interface Isolation | Industrial Sensor Bus Buffering |
|---|---|
|
Use Scenario: Isolating USB D+ and D− lines between 3.3 V microcontroller and 5 V host controller during hot-plug events. IC Role / Device Role / Timing Role: Three-state buffer providing bidirectional signal pass-through with OE-controlled bus release to prevent back-driving. Use Value: 6 V-tolerant inputs accept 5 V USB signaling directly; 2.6 ns tPD avoids timing violations in full-speed USB (12 Mbps) data windows. |
Use Scenario: Driving long traces from an MCU GPIO to multiple analog sensor modules operating at different supply voltages. IC Role / Device Role / Timing Role: Level-translating buffer enabling 1.8 V MCU outputs to control 3.3 V or 5 V sensor enable lines without voltage dividers. Use Value: ±24 mA drive capability ensures clean edge transitions across 50 cm PCB traces; 1.65 V min VCC supports ultra-low-power sensor nodes. |
| Portable Display Data Latching | Automotive Infotainment I²C Bus Extension |
|
Use Scenario: Latching display column driver enable signals in OLED/LCD modules where timing margins are tight. IC Role / Device Role / Timing Role: High-speed non-inverting buffer with precise enable/disable timing to synchronize pixel row/column activation. Use Value: 5.5 ns max tPHZ at 3.3 V ensures glitch-free latching; low ICC (20 µA) extends battery life in handheld displays. |
Use Scenario: Extending I²C SDA/SCL lines between infotainment SoC (1.8 V) and legacy 3.3 V audio codecs or EEPROMs. IC Role / Device Role / Timing Role: Bidirectional level-shifting buffer supporting open-drain I²C topology with controlled rise/fall times. Use Value: Input hysteresis and EMI-reduction circuitry suppress noise in automotive EMI environments; 5.5 V VOUT tolerance handles I²C pull-up to 5 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer-with-three-state-output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Wider VCC range (1.65–5.5 V same), but tPD = 3.7 ns typ. at 3.3 V; lower drive (±24 mA same), no 6 V input tolerance | Requires external clamping for 5 V inputs; less robust in mixed-voltage hot-swap scenarios | Select when cost sensitivity outweighs need for over-voltage protection and sub-3 ns speed |
| 74AUP1G125GW,125 | Narrower VCC (0.8–3.6 V); tPD = 2.9 ns typ. at 3.3 V; ±4 mA drive only; no over-voltage tolerance | Limited to low-voltage-only systems; insufficient drive for multi-load buses | Prefer only in ultra-low-power, single-rail 1.2–3.3 V designs where speed is secondary to quiescent current |
Compared with SN74LVC1G125DBVR and 74AUP1G125GW,125, the NC7SZ125M5X uniquely combines 6 V input tolerance, 2.6 ns speed, and ±24 mA drive in a SOT23-5 package - making it the only option qualified for robust 5 V ↔ 3.3 V/1.8 V translation without external components or layout compromises.
Availability
NC7SZ125M5X is available at Aetrix Electronics and suitable for mobile interface isolation, industrial sensor bus buffering, portable display latching, and automotive infotainment bus extension requiring stable component supply and guaranteed long-term sourcing.
Supply support for NC7SZ125M5X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, cloud computing, and consumer electronics.
The NC7SZ125M5X belongs to the TinyLogic® UHS family, engineered for ultra-high-speed, low-voltage logic interfacing in space- and power-constrained applications - particularly where mixed-voltage domain bridging and minimal propagation delay are critical.
FAQ
What is the maximum input voltage rating for NC7SZ125M5X, and does it depend on VCC?
The NC7SZ125M5X supports DC input voltages up to 6.0 V regardless of VCC value - a key feature enabling safe 5 V signal interfacing even when powered from 1.8 V or 2.5 V supplies. This over-voltage tolerance is specified in the Absolute Maximum Ratings table and verified across –40°C to +85°C. Unlike standard logic buffers, the NC7SZ125M5X does not require external clamping diodes or level shifters for such mixed-voltage use cases, simplifying design and reducing BOM count.
Can NC7SZ125M5X operate reliably at 1.65 V VCC, and what performance trade-offs apply?
Yes, NC7SZ125M5X is fully specified down to 1.65 V VCC per the Recommended Operating Conditions table. At this minimum supply, tPLH/tPHL increases to 13.8 ns max (vs. 4.8 ns at 5 V), and output drive drops to ±4 mA (vs. ±24 mA at 3 V). However, VIH/VIL thresholds scale correctly (0.75×VCC), ensuring robust noise margins. This makes NC7SZ125M5X suitable for ultra-low-power IoT sensor nodes where 1.8 V operation is standard, while retaining functional compatibility across the entire 1.65–5.5 V range.
Does NC7SZ125M5X require external pull-up or pull-down resistors on its inputs or outputs?
No, NC7SZ125M5X does not require external biasing resistors on OE, A, or Y pins under normal operation. Its inputs exhibit high-impedance behavior with ≤±10 µA leakage, and the device specifies that unused inputs must be held HIGH or LOW - achievable via direct MCU GPIO or internal weak pulls if available. The output Y is actively driven or placed in true high-impedance (not floating), eliminating need for external termination unless dictated by transmission-line requirements. Internal power-down logic ensures Hi-Z states at VCC = 0 V.
How does the thermal performance of NC7SZ125M5X compare across its SOT23-5 package variants?
The NC7SZ125M5X uses the JEDEC MO-178 SOT23-5 package with θJA = 300°C/W, as documented in the datasheet's Recommended Operating Conditions table. This is significantly better than SC70-5 (425°C/W) and MicroPak-6 (500°C/W) variants of the same family. For continuous operation at 24 mA output current and 5 V VCC, junction temperature rise remains below 15°C above ambient - well within the +150°C TJ limit. No heatsinking is required in typical PCB layouts with 1 oz copper and standard thermal relief.
Is NC7SZ125M5X pin-compatible with other TinyLogic® buffers like NC7SZ05 or NC7SZ17?
No, NC7SZ125M5X is not pin-compatible with NC7SZ05 (inverter) or NC7SZ17 (buffer with Schmitt-trigger input), despite sharing the same SOT23-5 package footprint. Pin 1 is OE (active-low enable) in NC7SZ125M5X but A (input) in NC7SZ05 and NC7SZ17. Swapping them would result in permanent misconnection - OE tied to GND or VCC would force the NC7SZ125M5X output into constant LOW or Hi-Z, breaking functionality. Always verify pin mapping using the "Pin Definitions" table in the NC7SZ125 datasheet before board reuse.
NC7SZ125M5X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SZ
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NC7SZ125M5X FAQ
1.How can I place an order for NC7SZ125M5X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SZ125M5X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SZ125M5X reliable?
The price and inventory of NC7SZ125M5X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ125M5X is usually 5 days.
3.What payment methods are accepted for NC7SZ125M5X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ125M5X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SZ125M5X?
NC7SZ125M5X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SZ125M5X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SZ125M5X?
For technical support, including NC7SZ125M5X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ125M5X requirements.
6.How does Aetrix verify that NC7SZ125M5X is sourced from the original manufacturer or authorized distributors?
All NC7SZ125M5X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ125M5X meets industry standards.
7.What is the process for return or replacement of NC7SZ125M5X?
All NC7SZ125M5X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ125M5X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SZ125M5X part is unused and in its original packaging.
Return procedure for NC7SZ125M5X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SZ125M5X Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

