Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NC7SZ125M5X-L22090

Name: NC7SZ125M5X-L22090
Brand: onsemi
SKU: NC7SZ125M5X-L22090
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ125M5X-L22090

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: SC-74A, SOT-753

Datasheet:: NC7SZ125M5X-L22090.pdf

Description:: IC BUFF NON-INVERT 5.5V SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,876

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ125M5X-L22090 from onsemi is a single ultra-high-speed CMOS buffer with three-state output, designed for level translation and bus isolation in space-constrained digital systems. It operates across 1.65 V to 5.5 V V_CC, delivers ±24 mA output drive at 3 V, and achieves 2.6 ns typical propagation delay into 50 pF at 5 V - enabling high-speed signal conditioning in portable and mixed-voltage logic interfaces.

For engineers reviewing the NC7SZ125M5X-L22090 datasheet, pinout, applications, or equivalent options, this device serves as a low-power, voltage-tolerant buffer for I/O expansion, memory address gating, and bidirectional bus control where fast enable/disable timing and broad supply compatibility are critical.

Technical Context

The NC7SZ125M5X-L22090 implements a single non-inverting buffer with active-low three-state enable (OE), supporting asynchronous output disable with t_PZL/t_PHZ as low as 2.1 ns (typ) at 5 V. Its inputs tolerate up to 5.5 V independent of V_CC, enabling robust 5 V-to-3.3 V or 5 V-to-1.8 V level translation without external components.

It features power-down high-impedance I/Os when V_CC = 0 V, over-voltage tolerant inputs, and proprietary noise/EMI reduction circuitry. The device is fabricated in advanced CMOS and specified for −40 °C to +85 °C operation, with input leakage ≤±10 µA and 3-state output leakage ≤±10 µA over temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports direct interface across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (Typ)	2.6 ns into 50 pF at 5 V - enables sub-400 MHz signal routing in high-speed digital control paths.
Output Drive	±24 mA at 3 V V_CC - drives multiple LVTTL/LVCMOS loads or short PCB traces without buffering.
Input Voltage Tolerance	Up to 5.5 V regardless of V_CC - allows safe interfacing with higher-voltage peripherals while powered from lower V_CC.
I_IN Leakage	≤±10 µA over −40 °C to +85 °C - ensures stable logic states in battery-powered or low-current-sensitivity circuits.
3-State Output Leakage	≤±10 µA - prevents unintended current flow or voltage drift on shared buses during disable state.

Pinout & Package

SOT23-5 package (Case 527AH), 3.00 mm × 1.50 mm × 0.95 mm body, 0.95 mm pitch, Pb-free, RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Active-low output enable	Drives Y high-impedance when HIGH; asserts buffered A→Y path when LOW - enables bus arbitration and dynamic load isolation.
2 (A)	Buffer input	Accepts 0–5.5 V logic signals regardless of V_CC; VIH/VIL thresholds scale with V_CC (e.g., 0.7×V_CC for VIH at ≥2.3 V).
3 (GND)	Ground reference	Return path for all internal logic and output current; must be low-inductance connection to minimize switching noise.
4 (Y)	Three-state output	Non-inverted replica of A when OE = LOW; high-impedance (Z) when OE = HIGH - supports wired-OR and shared-bus topologies.
5 (V_CC)	Supply voltage	Power rail for internal logic and output stage; decoupling capacitor (0.1 µF) required within 5 mm for stable high-speed operation.

Key Features

Feature	Design Value
Ultra-High Speed	2.6 ns typical t_PD at 5 V enables clean signal integrity in <10 ns timing windows for FPGA/CPU I/O expansion.
Voltage-Tolerant Inputs	5.5 V max input rating independent of V_CC eliminates need for external clamping diodes in mixed-supply systems.
Power-Down High-Z I/O	Inputs and outputs go high-impedance when V_CC = 0 V - prevents back-driving and latch-up during hot-swap or power sequencing.
Broad Supply Range	1.65–5.5 V operation allows drop-in use across legacy 5 V, industrial 3.3 V, and modern ultra-low-power 1.8 V designs.
Noise/EMI Reduction	Proprietary output slew-rate control minimizes ground bounce and radiated emissions in dense PCB layouts.

Applications

Memory Address Buffering	USB Host Interface Isolation
Use Scenario: Buffering address lines between microcontroller and parallel NOR flash or SRAM to reduce capacitive loading and improve setup/hold margins. IC Role / Device Role / Timing Role: Non-inverting buffer with fast enable/disable used to gate address propagation only during valid access cycles. Use Value: 2.6 ns t_PD and ±24 mA drive ensure full address settling before memory access window closes, even at 3.3 V V_CC.	Use Scenario: Isolating USB 2.0 upstream D+/D− lines during host controller reset or suspend mode to prevent bus contention. IC Role / Device Role / Timing Role: Three-state buffer controlled by USB reset signal to disconnect PHY from controller during initialization. Use Value: Input over-voltage tolerance (5.5 V) safely handles USB data line voltages while V_CC is at 1.8 V or 3.3 V.
Low-Power Sensor Hub I/O Expansion	Industrial PLC Digital Input Conditioning
Use Scenario: Expanding GPIO count on an ultra-low-power MCU by buffering sensor interrupt lines to a shared interrupt controller. IC Role / Device Role / Timing Role: Level-translating buffer converting 5 V sensor alerts to 1.8 V MCU-compatible signals with minimal quiescent current. Use Value: ICC ≤ 20 µA max and 1.65 V minimum V_CC support operation directly from coin-cell–powered sensor nodes.	Use Scenario: Conditioning 24 V industrial field signals down to 3.3 V logic levels for PLC microcontroller input capture. IC Role / Device Role / Timing Role: Input buffer placed after external resistor-divider and TVS protection to provide clean, fast edge detection. Use Value: 5.5 V input tolerance accommodates residual transients post-divider; 2.6 ns t_PD preserves pulse width fidelity for high-speed counter inputs.

Memory Address Buffering

USB Host Interface Isolation

Use Scenario: Buffering address lines between microcontroller and parallel NOR flash or SRAM to reduce capacitive loading and improve setup/hold margins.

IC Role / Device Role / Timing Role: Non-inverting buffer with fast enable/disable used to gate address propagation only during valid access cycles.

Use Value: 2.6 ns t_PD and ±24 mA drive ensure full address settling before memory access window closes, even at 3.3 V V_CC.

Use Scenario: Isolating USB 2.0 upstream D+/D− lines during host controller reset or suspend mode to prevent bus contention.

IC Role / Device Role / Timing Role: Three-state buffer controlled by USB reset signal to disconnect PHY from controller during initialization.

Use Value: Input over-voltage tolerance (5.5 V) safely handles USB data line voltages while V_CC is at 1.8 V or 3.3 V.

Low-Power Sensor Hub I/O Expansion

Industrial PLC Digital Input Conditioning

Use Scenario: Expanding GPIO count on an ultra-low-power MCU by buffering sensor interrupt lines to a shared interrupt controller.

IC Role / Device Role / Timing Role: Level-translating buffer converting 5 V sensor alerts to 1.8 V MCU-compatible signals with minimal quiescent current.

Use Value: ICC ≤ 20 µA max and 1.65 V minimum V_CC support operation directly from coin-cell–powered sensor nodes.

Use Scenario: Conditioning 24 V industrial field signals down to 3.3 V logic levels for PLC microcontroller input capture.

IC Role / Device Role / Timing Role: Input buffer placed after external resistor-divider and TVS protection to provide clean, fast edge detection.

Use Value: 5.5 V input tolerance accommodates residual transients post-divider; 2.6 ns t_PD preserves pulse width fidelity for high-speed counter inputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar buffer-with-three-state-output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Wider operating range (1.65–5.5 V), identical pinout, but t_PD = 3.7 ns (typ) at 3.3 V and lower drive (±24 mA only at 4.5–5.5 V).	Less suitable for sub-3 ns timing-critical paths; better for cost-sensitive 3.3 V-only systems with relaxed skew budgets.	Select SN74LVC1G125DBVR if sourcing TI-qualified parts or requiring tighter production lot traceability under TI's Q1 program.
74LVC1G125GW,125	Same 5-pin SC-70 package, 1.65–5.5 V range, but t_PD = 3.2 ns (typ) at 3.3 V and no over-voltage tolerant inputs (max VIN = V_CC + 0.3 V).	Requires external clamping for >3.6 V inputs; not usable in 5 V-to-3.3 V translation without added components.	Choose 74LVC1G125GW,125 only in pure 3.3 V environments where input voltage never exceeds V_CC + 0.3 V.

Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NC7SZ125M5X-L22090 offers superior speed (2.6 ns vs ≥3.2 ns), guaranteed 5.5 V input tolerance, and consistent ±24 mA drive across its full 1.65–5.5 V range - making it the preferred choice for mixed-voltage, timing-critical, or space-constrained buffer applications.

Availability

NC7SZ125M5X-L22090 is available at Aetrix Electronics and suitable for memory subsystem buffering, USB interface isolation, low-power sensor hub expansion, and industrial digital input conditioning requiring stable component supply and long-term obsolescence management.

Supply support for NC7SZ125M5X-L22090 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Nasdaq: ON) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NC7SZ125M5X-L22090 belongs to onsemi's TinyLogic UHS family, engineered for ultra-small footprint, high-speed logic functions in battery-powered and space-constrained embedded systems where performance-per-mm² and broad voltage interoperability are essential.

FAQ

What is the maximum input voltage rating for NC7SZ125M5X-L22090?

The NC7SZ125M5X-L22090 supports DC input voltages up to 5.5 V on all inputs - independent of V_CC value. This over-voltage tolerance enables safe interfacing with 5 V peripherals while the device is powered from 1.8 V or 3.3 V supplies, eliminating external level-shifting components in mixed-voltage designs.

Does NC7SZ125M5X-L22090 support true power-down functionality?

Yes. When V_CC = 0 V, both inputs and outputs of the NC7SZ125M5X-L22090 enter a high-impedance state, preventing back-driving or leakage current into the device. This behavior is explicitly characterized in the datasheet and supports hot-swap, power-gating, and sequential power-up architectures without risk of latch-up or damage.

What is the typical propagation delay of NC7SZ125M5X-L22090 at 3.3 V V_CC?

The NC7SZ125M5X-L22090 achieves a typical propagation delay (t_PD) of 2.5 ns into 50 pF at 3.3 V V_CC, per AC Electrical Characteristics Table on page 5 of the datasheet. This value is measured under standard test conditions with CL = 50 pF and RD = 500 Ω, confirming its suitability for sub-400 MHz digital signal routing.

Can NC7SZ125M5X-L22090 drive a 50 pF load at 1.8 V V_CC?

Yes. The NC7SZ125M5X-L22090 is fully specified down to 1.65 V V_CC. At 1.8 V, it delivers t_PD = 5.3 ns (typ) into 50 pF and maintains ±8 mA output drive - sufficient for driving moderate fan-out loads in ultra-low-power applications such as wearable sensor nodes or energy-harvesting controllers.

Is NC7SZ125M5X-L22090 pin-compatible with other TinyLogic buffers?

The NC7SZ125M5X-L22090 uses the standard SOT23-5 pinout (OE, A, GND, Y, V_CC) shared across onsemi's NC7SZ-series single-gate logic devices. However, functional compatibility depends on gate type: only NC7SZ125 variants (single buffer with 3-state) match its truth table and timing; NC7SZ04 (inverter) or NC7SZ17 (Schmitt trigger) are not functionally interchangeable despite identical packaging.

NC7SZ125M5X-L22090 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

NC7SZ125M5X-L22090 FAQ

1.How can I place an order for NC7SZ125M5X-L22090 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ125M5X-L22090 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ125M5X-L22090 reliable?

The price and inventory of NC7SZ125M5X-L22090 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ125M5X-L22090 is usually 5 days.

3.What payment methods are accepted for NC7SZ125M5X-L22090?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ125M5X-L22090 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ125M5X-L22090?

NC7SZ125M5X-L22090 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ125M5X-L22090 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ125M5X-L22090?

For technical support, including NC7SZ125M5X-L22090 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ125M5X-L22090 requirements.

6.How does Aetrix verify that NC7SZ125M5X-L22090 is sourced from the original manufacturer or authorized distributors?

All NC7SZ125M5X-L22090 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ125M5X-L22090 meets industry standards.

7.What is the process for return or replacement of NC7SZ125M5X-L22090?

All NC7SZ125M5X-L22090 units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ125M5X-L22090, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ125M5X-L22090 part is unused and in its original packaging.

Return procedure for NC7SZ125M5X-L22090:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…