onsemi NC7SZ126M5
- Part No.:
- NC7SZ126M5
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NC7SZ126M5.pdf
- Description:
- IC BUF NON-INVERT 5.5V SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,133
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7SZ126M5 from ON Semiconductor is a single-channel, three-state buffer IC in the TinyLogic® UHS family, designed for level translation and bus isolation in space-constrained digital systems. It operates across 1.65V–5.5V VCC, delivers ±24mA output drive at 3V, and achieves 2.6ns typical propagation delay into 50pF at 5V - enabling high-speed signal routing in low-voltage microcontroller I/O expansion and FPGA configuration interfaces.
For engineers reviewing the NC7SZ126M5 datasheet, pinout, applications, or equivalent options, key selection criteria include its over-voltage tolerant inputs (up to 6V), 5-pin SOT23 package footprint, three-state control timing (tPZL/tPHZ ≤ 6.0ns at 5V), and compatibility with mixed-supply logic domains in portable and industrial embedded designs.
Technical Context
The NC7SZ126M5 implements a single non-inverting buffer with active-high three-state enable (OE), where output Y follows input A when OE is HIGH and enters high-impedance when OE is LOW. Its CMOS design supports rail-to-rail input voltage tolerance independent of VCC, allowing 5V-tolerant inputs to interface safely with 1.8V/2.5V/3.3V logic while driving loads up to ±24mA.
Propagation delay (tPLH/tPHL) scales inversely with VCC: 4.5ns max at 5V, 5.5ns max at 3.3V, and 13.8ns max at 1.65V (CL = 15pF). Output enable/disable times (tPZL, tPHZ) are specified down to 5.0ns at 5V with 50pF load, supporting fast bus arbitration in multi-master systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65V to 5.5V - enables direct integration into 1.8V, 2.5V, 3.3V, and 5V logic domains without level shifters. |
| tPD (Typ) | 2.6ns into 50pF @ 5V - supports >300MHz signal integrity in short-trace interconnects. |
| IOH/IOL | ±24mA @ 3V VCC - drives 10+ LS-TTL loads or 20+ CMOS inputs without external buffering. |
| VIN Tolerance | −0.5V to 6.0V - permits 5V inputs on 1.8V-powered devices for legacy interface bridging. |
| IIN Leakage | ±10µA max - ensures minimal current draw on high-impedance control lines like microcontroller GPIOs. |
| Quiescent ICC | 20µA max - maintains ultra-low static power in battery-backed or always-on subsystems. |
Pinout & Package
NC7SZ126M5 is housed in a 5-lead SOT23 package (JEDEC MO-178, 1.6mm body width) with gull-wing leads and 0.95mm pitch. The package supports reflow soldering per J-STD-020 and has θJA = 300°C/W for thermal management in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE | Active-HIGH three-state enable input - asserts high-impedance output when LOW; compatible with standard GPIOs. |
| 2 | A | Buffer input - accepts over-voltage tolerant signals up to 6V regardless of VCC. |
| 3 | GND | Ground reference - must be connected to system ground plane for noise immunity and ESD protection. |
| 4 | Y | Inverting-buffered output - provides rail-to-rail swing and ±24mA drive capability at 3V. |
| 5 | VCC | Supply voltage - powers internal logic and output stage; decoupling capacitor (0.1µF) required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-High Speed | 2.6ns typical tPD at 5V enables sub-5ns edge alignment in clock distribution and data capture paths. |
| Over-Voltage Tolerant Inputs | 6V-rated inputs allow safe interfacing between 5V peripherals and 1.8V/2.5V SoCs without external clamping. |
| Three-State Output Control | Fast enable/disable (tPZL/tPHZ ≤ 6.0ns @ 5V) supports dynamic bus sharing in multi-drop configurations. |
| Broad VCC Range | 1.65V–5.5V operation eliminates need for separate voltage translators in mixed-supply systems. |
Applications
| Microcontroller I/O Expansion | FPGA Configuration Interface |
|---|---|
Use Scenario: Expanding limited GPIO count on ARM Cortex-M0+ MCU by adding parallel peripheral control lines. IC Role / Device Role / Timing Role: Buffering and isolating address/data lines between MCU and external SPI flash or sensor array. Use Value: Enables 3.3V MCU to drive 5V-tolerant peripherals directly while maintaining <5ns timing margin for 20MHz bus cycles. | Use Scenario: Driving configuration pins (INIT_B, PROGRAM_B) on Xilinx Artix-7 FPGA during power-up sequencing. IC Role / Device Role / Timing Role: Level-translating and buffering reset/control signals from 1.8V PMIC to 3.3V FPGA domain. Use Value: Guarantees clean, glitch-free assertion of FPGA configuration signals with <6ns enable timing and 6V input tolerance. |
| USB Hub Power Management | Industrial Sensor Bus Isolation |
Use Scenario: Controlling USB port power switches (e.g., TPS2051B) via microcontroller GPIO under USB 2.0 enumeration timing constraints. IC Role / Device Role / Timing Role: Three-state buffer isolating host controller from downstream switch enable lines during suspend/resume transitions. Use Value: Ensures <10ns disable time prevents back-powering of suspended ports, meeting USB 2.0 electrical compliance. | Use Scenario: Isolating analog sensor ADC interface lines from noisy PLC digital backplane in factory automation. IC Role / Device Role / Timing Role: Bidirectional bus buffer placed between isolated RS-485 transceiver and 3.3V ADC controller. Use Value: Prevents ground loop coupling and provides ±24mA drive to overcome 100Ω termination losses over 1m traces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer-with-three-state applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Same 5-pin SOT23 package; 3.3V-only VCC range (1.65–5.5V); slightly higher tPD (3.7ns typ @ 3.3V). | Lacks 6V input tolerance - requires external clamping for 5V signal interfacing. | Select when operating exclusively in 3.3V systems and cost sensitivity outweighs over-voltage robustness. |
| 74AUP1G125GW,518 | Lower ICC (0.9µA typ), slower speed (tPD = 6.3ns typ @ 3.3V), same 5-pin SC70 package. | Optimized for ultra-low power, not high-speed - unsuitable for >10MHz bus arbitration. | Prefer for battery-powered sensor nodes where standby current dominates over timing performance. |
Compared with SN74LVC1G125DBVR and 74AUP1G125GW,518, the NC7SZ126M5 uniquely combines 6V input tolerance, 2.6ns speed at 5V, and ±24mA drive in a 5-pin SOT23 - making it optimal for mixed-voltage, high-speed bus isolation where reliability and timing margin are critical.
Availability
NC7SZ126M5 is available at Aetrix Electronics and suitable for microcontroller I/O expansion, FPGA configuration interfaces, and USB hub power management requiring stable component supply and JEDEC-compliant SOT23 packaging.
Supply support for NC7SZ126M5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient electronics for automotive, industrial, cloud computing, and IoT applications.
The TinyLogic® UHS product line delivers ultra-high-speed, low-power logic functions in miniature packages - engineered specifically for signal integrity and voltage-domain bridging in space- and power-constrained embedded systems.
FAQ
What is the maximum input voltage rating for NC7SZ126M5, and how does it benefit system design?
The NC7SZ126M5 supports DC input voltages from −0.5V to 6.0V, independent of VCC. This allows 5V signals to be safely applied to the device even when powered from 1.8V or 2.5V supplies - eliminating external clamping diodes or level translators in mixed-voltage interfaces. This feature directly enhances reliability in NC7SZ126M5-based designs interfacing legacy peripherals with modern low-voltage MCUs.
Does NC7SZ126M5 require pull-up or pull-down resistors on unused inputs?
Yes - per datasheet Note 1, all unused inputs on NC7SZ126M5 must be held HIGH or LOW and must not float. Floating inputs can cause increased ICC, erratic output behavior, or excessive power consumption due to internal gate metastability. For OE and A pins not in use, tie them to VCC or GND via 10kΩ resistors or direct connection depending on required default state.
What is the thermal resistance (θJA) of the NC7SZ126M5 SOT23 package, and how does it affect power dissipation?
The NC7SZ126M5 in its 5-lead SOT23 package has a junction-to-ambient thermal resistance (θJA) of 300°C/W. At maximum rated power dissipation of 200mW (per Absolute Maximum Ratings), this yields a worst-case junction temperature rise of 60°C above ambient - well within the +150°C TJ limit. Proper PCB copper pour under the exposed pad (if used) and minimal trace length reduce effective θJA in practice.
Can NC7SZ126M5 drive a 50pF capacitive load at 5V while maintaining timing specifications?
Yes - the NC7SZ126M5 datasheet specifies tPLH/tPHL = 0.5ns (min) to 4.8ns (max) at VCC = 5.0V ± 0.5V with CL = 50pF and RD = 500Ω. This confirms full timing compliance for driving typical PCB traces, connectors, and input capacitances found in high-speed digital interfaces - ensuring reliable operation of NC7SZ126M5 in 5V logic domains with realistic loading.
Is NC7SZ126M5 RoHS compliant and lead-free?
Yes - the NC7SZ126M5X ordering variant (which corresponds to NC7SZ126M5) is RoHS compliant and lead-free, as confirmed in the Ordering Information table. It meets EU Directive 2011/65/EU and is marked "RoHS" in the eco-status column. The device uses matte tin lead finish and conforms to JEDEC J-STD-020 moisture sensitivity level 1 (MSL1) for unlimited floor life.
NC7SZ126M5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7SZ
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NC7SZ126M5 FAQ
1.How can I place an order for NC7SZ126M5 through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7SZ126M5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7SZ126M5 reliable?
The price and inventory of NC7SZ126M5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ126M5 is usually 5 days.
3.What payment methods are accepted for NC7SZ126M5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ126M5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7SZ126M5?
NC7SZ126M5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7SZ126M5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7SZ126M5?
For technical support, including NC7SZ126M5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ126M5 requirements.
6.How does Aetrix verify that NC7SZ126M5 is sourced from the original manufacturer or authorized distributors?
All NC7SZ126M5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ126M5 meets industry standards.
7.What is the process for return or replacement of NC7SZ126M5?
All NC7SZ126M5 units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ126M5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7SZ126M5 part is unused and in its original packaging.
Return procedure for NC7SZ126M5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7SZ126M5 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

