Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SZ386L6X

Name: NC7SZ386L6X
Brand: onsemi
SKU: NC7SZ386L6X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ386L6X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NC7SZ386L6X.pdf

Description:: IC GATE XOR 1CH 3-INP 6MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,278

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ386L6X from onsemi is a single three-input exclusive-OR (XOR) gate in the TinyLogic UHS family, designed for high-speed logic-level translation and combinational logic synthesis in space-constrained digital systems. It operates across 1.65 V to 5.5 V V_CC, delivers ±24 mA output drive at 3 V, and achieves 4.8 ns typical propagation delay into 50 pF at 5 V - enabling use in clockless data path arbitration and low-voltage interface logic.

For engineers reviewing the NC7SZ386L6X datasheet, pinout, applications, or equivalent options, this page provides verified package mapping (MicroPak-6), functional truth table compliance, overvoltage-tolerant input behavior (up to 5.5 V independent of V_CC), power-down high-impedance state, and confirmed AC/DC electrical specifications per onsemi Rev. 3 (August 2024).

Technical Context

The NC7SZ386L6X implements a standard three-input XOR function (Y = A ⊕ B ⊕ C) using advanced CMOS process technology optimized for ultra-high speed and low static power. Its inputs are overvoltage tolerant to 5.5 V regardless of V_CC, supporting mixed-voltage domain interfacing (e.g., 5 V logic driving 3.3 V or 1.8 V systems) without external level shifters.

It features proprietary noise/EMI reduction circuitry and enters high-impedance state on both inputs and outputs when V_CC = 0 V - enabling safe hot-insertion and partial-power-down operation. The device supports full rail-to-rail input and output swing under recommended operating conditions (−40 °C to +85 °C).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without voltage translation.
t_PD (Typ)	4.8 ns at 5 V into 50 pF - ensures sub-5 ns timing margin for high-frequency data sampling and synchronous logic design.
Output Drive	±24 mA at 3 V - drives multiple standard CMOS loads or short PCB traces without buffering.
Input Overvoltage	Up to 5.5 V independent of V_CC - allows direct connection to legacy 5 V buses while powered from lower V_CC.
I_IN Leakage	±1 µA max at 25 °C - minimizes current draw in battery-powered or always-on monitoring circuits.
Power-Down State	Inputs/outputs high-impedance at V_CC = 0 V - prevents back-driving and supports system-level power gating.

Pinout & Package

NC7SZ386L6X is packaged in the ultra-small MicroPak-6 (SIP6, 1.45 mm × 1.00 mm, 0.5 mm pitch) - a leadless, bottom-terminal package requiring solder paste stencil optimization and X-ray inspection for assembly verification.

Pin/Terminal	Circuit Role	Design Meaning
1	A	Primary logic input; accepts 0–5.5 V signals regardless of V_CC; must be terminated HIGH/LOW (no floating).
2	GND	Digital ground reference; decoupling capacitor placement critical for noise immunity at >10 MHz switching.
3	B	Secondary logic input; electrically identical to Pin 1; shares same overvoltage tolerance and leakage specs.
4	Y	Inverted XOR output; rail-to-rail swing; capable of sourcing/sinking 24 mA at 3 V for fanout-4+ CMOS loads.
5	V_CC	Supply voltage input; requires local 100 nF ceramic decoupling adjacent to Pin 5 to suppress supply bounce.
6	C	Third logic input; completes three-input XOR function; matches A/B in timing, drive, and voltage tolerance.

Key Features

Feature	Design Value
Ultra-High Speed	4.8 ns t_PD at 5 V enables use in <100 MHz asynchronous control paths without timing closure risk.
Overvoltage-Tolerant Inputs	5.5 V input rating independent of V_CC eliminates need for external clamping diodes in mixed-supply systems.
Power-Down High-Z	Zero-current leakage path when unpowered - essential for hot-swap I/O expansion and modular backplane designs.
Low Dynamic Power	CPD = 31 pF at 5 V limits ICCD to <1.6 mA at 10 MHz - reduces thermal load in dense logic arrays.
Pb-Free & RoHS Compliant	Meets JESD22-A114 (4 kV HBM ESD) and JEDEC MSL Level 1 - suitable for automated SMT reflow without moisture sensitivity concerns.

Applications

Industrial Sensor Interface	Low-Voltage Data Path Arbitration
Use Scenario: Detecting parity mismatch between three sensor ADC outputs in a redundant industrial temperature monitor. IC Role / Device Role / Timing Role: Three-input XOR computes odd-parity result; fast propagation ensures real-time fault flag assertion within 5 ns. Use Value: Eliminates microcontroller polling overhead and enables hardware-level fault detection with deterministic latency.	Use Scenario: Resolving bus contention among three low-power MCU peripherals sharing a single SPI data line. IC Role / Device Role / Timing Role: XOR-based priority encoder selects active master by comparing enable signals; 4.8 ns delay preserves SPI timing budget. Use Value: Reduces firmware complexity and avoids arbitration collisions without adding clocked logic or external controllers.
USB-C Sideband Use Detection	Mixed-Voltage Logic Translation
Use Scenario: Identifying active CC pin configuration (UFP/DFP/DRP) in USB-C port controllers using three-state CC line sensing. IC Role / Device Role / Timing Role: XOR compares differential CC1/CC2 states and orientation signal to determine plug insertion direction. Use Value: Enables sub-millisecond orientation detection without dedicated USB-C PHY, reducing BOM cost and footprint.	Use Scenario: Interfacing a 5 V legacy UART TX line to a 1.8 V SoC GPIO while preserving signal integrity and noise margin. IC Role / Device Role / Timing Role: Acts as level-translating XOR gate: 5 V input accepted directly, 1.8 V output swing compliant with receiver thresholds. Use Value: Removes need for discrete MOSFET translators or resistor-divider networks - simplifies layout and improves EMI performance.

Industrial Sensor Interface

Low-Voltage Data Path Arbitration

Use Scenario: Detecting parity mismatch between three sensor ADC outputs in a redundant industrial temperature monitor.

IC Role / Device Role / Timing Role: Three-input XOR computes odd-parity result; fast propagation ensures real-time fault flag assertion within 5 ns.

Use Value: Eliminates microcontroller polling overhead and enables hardware-level fault detection with deterministic latency.

Use Scenario: Resolving bus contention among three low-power MCU peripherals sharing a single SPI data line.

IC Role / Device Role / Timing Role: XOR-based priority encoder selects active master by comparing enable signals; 4.8 ns delay preserves SPI timing budget.

Use Value: Reduces firmware complexity and avoids arbitration collisions without adding clocked logic or external controllers.

USB-C Sideband Use Detection

Mixed-Voltage Logic Translation

Use Scenario: Identifying active CC pin configuration (UFP/DFP/DRP) in USB-C port controllers using three-state CC line sensing.

IC Role / Device Role / Timing Role: XOR compares differential CC1/CC2 states and orientation signal to determine plug insertion direction.

Use Value: Enables sub-millisecond orientation detection without dedicated USB-C PHY, reducing BOM cost and footprint.

Use Scenario: Interfacing a 5 V legacy UART TX line to a 1.8 V SoC GPIO while preserving signal integrity and noise margin.

IC Role / Device Role / Timing Role: Acts as level-translating XOR gate: 5 V input accepted directly, 1.8 V output swing compliant with receiver thresholds.

Use Value: Removes need for discrete MOSFET translators or resistor-divider networks - simplifies layout and improves EMI performance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar three-input XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G86DBVR	SC70-5 package (5-pin); only two-input XOR; no overvoltage tolerance beyond V_CC + 0.5 V.	Lacks third input and 5.5 V input tolerance - requires external pull-ups or level shifters for 5 V interface.	Select only if design uses exclusively two-input XOR and operates strictly within V_CC-limited I/O domains.
74AUP1G386GW,125	SC-70 package; 0.8–3.6 V V_CC range; 6.4 ns t_PD at 3.3 V; no 5.5 V overvoltage capability.	Lower speed and narrower voltage range restrict use to ultra-low-power 1.8 V/3.3 V systems only.	Prefer when minimizing dynamic power at sub-10 MHz frequencies outweighs need for mixed-voltage robustness.

Compared with SN74LVC1G86DBVR and 74AUP1G386GW,125, the NC7SZ386L6X uniquely supports true three-input XOR logic, 5.5 V overvoltage-tolerant inputs, and sub-5 ns propagation at 5 V - making it the only option for high-speed, mixed-supply parity generation or bus arbitration without external components.

Availability

NC7SZ386L6X is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-voltage data path arbitration, USB-C sideband use detection, and mixed-voltage logic translation requiring stable component supply and long-term manufacturability assurance.

Supply support for NC7SZ386L6X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NC7SZ386L6X belongs to the TinyLogic UHS family - engineered for ultra-high-speed, low-voltage, space-constrained digital logic functions where minimal propagation delay and broad supply compatibility are critical.

FAQ

What is the maximum input voltage allowed on NC7SZ386L6X pins when V_CC = 1.8 V?

The NC7SZ386L6X supports DC input voltages up to 5.5 V on all inputs (A, B, C), independent of V_CC. This overvoltage tolerance enables direct interfacing with 5 V signals even when the device is powered from 1.8 V, eliminating external level-shifting components. Absolute maximum rating remains 6.5 V, but sustained operation above 5.5 V risks reliability degradation.

Does NC7SZ386L6X support hot-plug operation?

Yes, NC7SZ386L6X supports hot-plug operation due to its power-down high-impedance feature: when V_CC = 0 V, both inputs and output enter high-impedance state, preventing back-driving of live system buses. This behavior is verified in the datasheet's "Power Down High Impedance Inputs / Outputs" feature list and absolute maximum ratings section.

What is the function of Pin 4 (Y) on NC7SZ386L6X, and what load can it drive?

Pin 4 (Y) is the three-input XOR output of NC7SZ386L6X. At V_CC = 3 V, it delivers ±24 mA output drive, sufficient to sink or source current for up to four standard 74LVC inputs or drive 50 Ω transmission lines with controlled edge rates. Output voltage levels meet VOH ≥ 2.4 V and VOL ≤ 0.55 V under those conditions, per DC electrical characteristics tables.

Can NC7SZ386L6X replace NC7SZ386P6X in an existing SC-88 layout?

No, NC7SZ386L6X cannot replace NC7SZ386P6X without PCB redesign. NC7SZ386L6X uses MicroPak-6 (1.45 mm × 1.00 mm, bottom terminals), while NC7SZ386P6X uses SC-88 (2.00 mm × 1.25 mm, gull-wing leads). Footprint, solder paste stencil, and reflow profile differ significantly - no mechanical or thermal compatibility exists between these packages.

Is NC7SZ386L6X suitable for automotive applications?

NC7SZ386L6X is not qualified to AEC-Q100 standards and is specified for −40 °C to +85 °C operation - meeting industrial, not automotive, temperature requirements. While its electrical robustness (e.g., 4 kV HBM ESD, overvoltage tolerance) supports harsh environments, onsemi does not list it for automotive use, and no PPAP documentation or extended temperature validation is provided in the datasheet.

NC7SZ386L6X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 3

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 6.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-MicroPak

NC7SZ386L6X FAQ

1.How can I place an order for NC7SZ386L6X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ386L6X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ386L6X reliable?

The price and inventory of NC7SZ386L6X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ386L6X is usually 5 days.

3.What payment methods are accepted for NC7SZ386L6X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ386L6X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ386L6X?

NC7SZ386L6X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ386L6X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ386L6X?

For technical support, including NC7SZ386L6X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ386L6X requirements.

6.How does Aetrix verify that NC7SZ386L6X is sourced from the original manufacturer or authorized distributors?

All NC7SZ386L6X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ386L6X meets industry standards.

7.What is the process for return or replacement of NC7SZ386L6X?

All NC7SZ386L6X units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ386L6X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ386L6X part is unused and in its original packaging.

Return procedure for NC7SZ386L6X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…