Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7SZ86M5

Name: NC7SZ86M5
Brand: onsemi
SKU: NC7SZ86M5
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7SZ86M5

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SC-74A, SOT-753

Datasheet:: NC7SZ86M5.pdf

Description:: IC GATE XOR 1CH 2-INP SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,961

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7SZ86M5 from ON Semiconductor is a single two-input exclusive-OR gate in the TinyLogic® UHS family, designed for high-speed logic-level translation and signal conditioning in space-constrained digital systems. It delivers 2.9ns typical propagation delay at 5V into 50pF load, ±24mA output drive at 3V V_CC, and operates across 1.65V–5.5V supply range - enabling interoperability between 1.8V, 2.5V, 3.3V, and 5V domains.

For engineers reviewing the NC7SZ86M5 datasheet, pinout, applications, or equivalent options, this device is selected for low-latency XOR functions in clock gating, parity generation, data path control, and level-shifting interfaces where ultra-small footprint and rail-to-rail input tolerance (up to 6V) are critical.

Technical Context

The NC7SZ86M5 implements a CMOS-based two-input XOR function with true complementary outputs disabled - only Y is active. Its inputs tolerate 6V regardless of V_CC, supporting 5V-to-3V translation without external resistors. The device enters high-impedance state when V_CC = 0V, preventing back-powering in power-gated subsystems.

Propagation delay varies with supply voltage and load: 5.4ns max at 5V/50pF, 6.5ns max at 3.3V/50pF, and 14.5ns max at 1.65V/15pF. Input rise/fall time limits are specified per V_CC (e.g., ≤5 ns/V at 5V), ensuring predictable timing under fast-edge conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Two-input exclusive-OR (Y = A ⊕ B); no inverted output
Propagation Delay (t_PD)	2.9ns typical at V_CC = 5V, C_L = 50pF - enables sub-3ns cycle timing in high-frequency combinatorial paths
Supply Voltage Range	1.65V to 5.5V - supports direct interface with 1.8V, 2.5V, 3.3V, and 5V logic families
Input Over-Voltage Tolerance	6V absolute max on A/B pins independent of V_CC - eliminates need for external clamping in mixed-voltage I/O
Output Drive Strength	±24mA at V_CC = 3V - drives 50Ω transmission lines or multiple 74LVC inputs without buffering
Quiescent Current (I_CC)	2µA typical, 20µA max - maintains ultra-low static power in battery-backed or always-on logic blocks

Pinout & Package

NC7SZ86M5 uses a 5-lead SOT23 package (JEDEC MO-178, 1.6mm width) with exposed pad not connected. Pin 1 is marked by dot or chamfer; pin 5 is NC (no connect) and must remain unconnected.

Pin/Terminal	Circuit Role	Design Meaning
1	A	Primary logic input; 6V-tolerant, compatible with all supported V_CC levels
2	B	Secondary logic input; identical electrical specs to Pin 1
3	GND	Digital ground reference; must be low-inductance connection to system ground plane
4	Y	Exclusive-OR output; actively driven HIGH/LOW; supports bus-hold if externally terminated
5	NC	No internal connection; must be left floating or grounded - not tied to V_CC

Key Features

Feature	Design Value
Ultra-High Speed	2.9ns t_PD typical at 5V enables use in >300MHz data paths with margin
Over-Voltage Tolerant Inputs	6V-rated A/B pins allow safe interfacing with higher-voltage buses without level shifters
Power-Down High-Z State	V_CC = 0V forces all I/O into high-impedance - prevents backfeeding in hot-swap or partial-power-down systems
EMI-Reduced Output Drivers	Proprietary slew-rate control minimizes switching noise in sensitive RF or analog-adjacent layouts
MicroPak™/SOT23 Footprint Compatibility	Same PCB land pattern as NC7SZ86P5X (SC70) and NC7SZ86L6X (MicroPak) - simplifies multi-source board design

Applications

Parity Generation	UART Signal Inversion
Use Scenario: Real-time even/odd parity bit generation for 8-bit data bus in industrial microcontroller peripherals. IC Role / Device Role / Timing Role: Combinatorial XOR tree element generating parity output synchronous with data valid edge. Use Value: 2.9ns propagation ensures parity settles before next clock edge at 100MHz bus rates, eliminating external latch requirements.	Use Scenario: Inverting UART TX/RX signals to match legacy RS-232 transceiver polarity requirements. IC Role / Device Role / Timing Role: Single-gate level shifter and polarity inverter placed between MCU GPIO and line driver. Use Value: 6V-tolerant inputs accept 5V RS-232 idle states directly; 3.3V output drives 74LVC244 inputs without resistor networks.
Low-Power Clock Gating	Secure Key XOR Masking
Use Scenario: Enabling/disabling clock distribution to peripheral modules based on activity status in wearable SoC. IC Role / Device Role / Timing Role: XOR gate used as transparent clock enable switch, controlled by sleep controller output. Use Value: Sub-3ns delay preserves clock duty cycle integrity; 2µA I_CC adds negligible current draw to always-on domain.	Use Scenario: Hardware-based XOR masking of cryptographic key bits during AES round operations in secure MCU subsystems. IC Role / Device Role / Timing Role: Dedicated combinatorial path for bitwise key obfuscation, isolated from software-accessible registers. Use Value: Deterministic 2.9ns latency enables precise timing channel mitigation; no internal state prevents side-channel leakage via storage.

Parity Generation

UART Signal Inversion

Use Scenario: Real-time even/odd parity bit generation for 8-bit data bus in industrial microcontroller peripherals.

IC Role / Device Role / Timing Role: Combinatorial XOR tree element generating parity output synchronous with data valid edge.

Use Value: 2.9ns propagation ensures parity settles before next clock edge at 100MHz bus rates, eliminating external latch requirements.

Use Scenario: Inverting UART TX/RX signals to match legacy RS-232 transceiver polarity requirements.

IC Role / Device Role / Timing Role: Single-gate level shifter and polarity inverter placed between MCU GPIO and line driver.

Use Value: 6V-tolerant inputs accept 5V RS-232 idle states directly; 3.3V output drives 74LVC244 inputs without resistor networks.

Low-Power Clock Gating

Secure Key XOR Masking

Use Scenario: Enabling/disabling clock distribution to peripheral modules based on activity status in wearable SoC.

IC Role / Device Role / Timing Role: XOR gate used as transparent clock enable switch, controlled by sleep controller output.

Use Value: Sub-3ns delay preserves clock duty cycle integrity; 2µA I_CC adds negligible current draw to always-on domain.

Use Scenario: Hardware-based XOR masking of cryptographic key bits during AES round operations in secure MCU subsystems.

IC Role / Device Role / Timing Role: Dedicated combinatorial path for bitwise key obfuscation, isolated from software-accessible registers.

Use Value: Deterministic 2.9ns latency enables precise timing channel mitigation; no internal state prevents side-channel leakage via storage.

Equivalent & Alternatives

The following parts are listed as comparable options for similar two-input XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G86DBVR	Higher 3.5ns max t_PD at 3.3V; 5.5V V_CC max; no 6V input tolerance	Requires external clamping for 5V-tolerant inputs; less suitable for mixed-voltage translation	Select when cost sensitivity outweighs 5V interface needs and layout allows clamping diodes
74AUP1G86GW,125	Lower 1.8V–3.6V V_CC range; 2.1ns t_PD typical at 3.3V; 3.6V absolute max on inputs	Not usable above 3.6V systems; optimized for ultra-low-power sub-1V logic but lacks overvoltage robustness	Prefer for battery-powered 3.3V-only designs where 2.1ns speed and 90nA I_CC are prioritized over voltage flexibility

Compared with SN74LVC1G86DBVR and 74AUP1G86GW,125, the NC7SZ86M5 uniquely combines 6V input tolerance, 1.65V–5.5V operation, and sub-3ns speed - making it the only option among the three qualified for direct 5V-to-1.8V translation without support components.

Availability

NC7SZ86M5 is available at Aetrix Electronics and suitable for industrial control interfaces, portable medical sensor hubs, automotive body electronics, and IoT edge node designs requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NC7SZ86M5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and discrete devices for automotive, industrial, cloud computing, and consumer applications.

The NC7SZ86M5 belongs to the TinyLogic® UHS product line, engineered for ultra-high-speed, low-voltage, space-constrained digital logic functions in portable and embedded systems where minimal footprint and broad supply compatibility are essential.

FAQ

What is the maximum input voltage rating for NC7SZ86M5, and does it depend on V_CC?

The NC7SZ86M5 inputs (pins A and B) are rated for up to 6.0V absolute maximum, independent of the applied V_CC voltage. This over-voltage tolerance is explicitly specified in the Absolute Maximum Ratings table and enables safe interfacing with 5V signals even when V_CC is 1.8V or 2.5V - a key feature distinguishing NC7SZ86M5 from standard LVC or AUP series XOR gates.

Can NC7SZ86M5 be used with V_CC = 1.65V, and what performance trade-offs apply?

Yes, NC7SZ86M5 is fully specified down to V_CC = 1.65V per the Recommended Operating Conditions table. At this minimum supply, propagation delay increases to 14.5ns max (CL = 15pF), and output drive drops to ±4mA. However, logic thresholds (VIH/VIL) scale correctly, and functionality remains guaranteed - making NC7SZ86M5 viable for ultra-low-power 1.8V systems where timing margins permit.

Is pin 5 of NC7SZ86M5 required to be connected, and what happens if it is tied to V_CC?

No, pin 5 of NC7SZ86M5 is designated NC (No Connect) and must remain unconnected - neither grounded nor tied to V_CC. The datasheet's Pin Definitions table and physical drawings confirm no internal bond wire or circuit connection. Connecting pin 5 may cause unpredictable behavior or increased leakage, as it is electrically isolated within the die.

Does NC7SZ86M5 support hot insertion or partial power-down operation?

Yes, NC7SZ86M5 supports partial power-down: when V_CC = 0V, all inputs and outputs enter a high-impedance state per the Description section. This prevents back-driving powered sections of the system and makes NC7SZ86M5 suitable for hot-plug interfaces and modular subsystems where power sequencing is non-uniform.

How does the EMI-reduction circuitry in NC7SZ86M5 affect signal integrity in high-density PCB layouts?

The proprietary EMI-reduction circuitry in NC7SZ86M5 controls output slew rate without adding external components, reducing harmonic content above 100MHz. Measured radiated emissions are suppressed by ≥6dB compared to non-EMI-optimized XOR gates at 3.3V/100MHz toggle rates - directly improving signal integrity near RF receivers, ADC references, or precision analog sections on shared PCBs.

NC7SZ86M5 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 5.4ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

NC7SZ86M5 FAQ

1.How can I place an order for NC7SZ86M5 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7SZ86M5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7SZ86M5 reliable?

The price and inventory of NC7SZ86M5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7SZ86M5 is usually 5 days.

3.What payment methods are accepted for NC7SZ86M5?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7SZ86M5 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7SZ86M5?

NC7SZ86M5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7SZ86M5 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7SZ86M5?

For technical support, including NC7SZ86M5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7SZ86M5 requirements.

6.How does Aetrix verify that NC7SZ86M5 is sourced from the original manufacturer or authorized distributors?

All NC7SZ86M5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7SZ86M5 meets industry standards.

7.What is the process for return or replacement of NC7SZ86M5?

All NC7SZ86M5 units undergo pre-shipment inspection (PSI). If there is an issue with NC7SZ86M5, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7SZ86M5 part is unused and in its original packaging.

Return procedure for NC7SZ86M5:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…