onsemi NC7WP32K8X
- Part No.:
- NC7WP32K8X
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NC7WP32K8X.pdf
- Description:
- IC GATE OR 2CH 2-INP US8
- Quantity:
- Payment:

- Shipping:

Inventory:1,165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NC7WP32K8X from ON Semiconductor is a dual 2-input OR gate in the TinyLogic® ULP family, designed for ultra-low-power logic functions in battery-critical systems. It operates across 0.9V–3.6V VCC, delivers 3.0 ns typical propagation delay at 3.3V, supports 3.6V overvoltage-tolerant I/O, and draws only 0.9 µA quiescent current - enabling use in wearable sensors and IoT edge nodes.
For engineers reviewing the NC7WP32K8X datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage flexibility (0.9V–3.6V), output drive capability (±2.6 mA @ 3.0V), low-noise Quiet Series™ design, and US8 package compatibility with space-constrained PCB layouts.
Technical Context
The NC7WP32K8X implements two independent OR logic functions using advanced CMOS process technology optimized for minimal static and dynamic power. Its internal architecture minimizes inverter stages-including output buffer-to reduce both ICC and switching noise.
It features power-off high-impedance inputs/outputs, 3.6V overvoltage-tolerant I/Os regardless of VCC level (0.9V–3.6V), and input thresholds defined as fractions of VCC (VIH = 0.65×VCC, VIL = 0.35×VCC), ensuring robust operation across wide supply ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9V to 3.6V - enables direct interface with Li-ion, coin-cell, and multi-rail embedded systems without level shifters |
| tPD (Typ) | 3.0 ns @ 3.3V - supports >100 MHz toggle rates in low-voltage logic paths |
| IOH/IOL | ±2.6 mA @ 3.0V - sufficient to drive multiple CMOS loads or small-signal LEDs directly |
| ICC (Quiescent) | 0.9 µA - extends battery life in always-on sensor wake-up circuits |
| I/O Voltage Tolerance | 3.6V - allows safe interfacing with higher-voltage peripherals while powered from sub-1.2V rails |
| Input Leakage (IIN) | ±0.5 µA max - prevents signal degradation in high-impedance analog-mixed-signal nodes |
| Operating Temp | −40°C to +85°C - qualified for industrial and automotive cabin ambient environments |
Pinout & Package
NC7WP32K8X is housed in an 8-lead US8 package (JEDEC MO-187, Variation CA, 3.1 mm wide), with pin 1 located at lower-left when reading top mark "WP32" left-to-right. The package supports automated SMT assembly and offers thermal performance suitable for dense portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6 | A1, B1, A2, B2 Inputs | Dual independent OR gate inputs; 3.6V tolerant, VIH/VIL scale with VCC |
| 3, 7 | Y1, Y2 Outputs | Push-pull CMOS outputs; drive ±2.6 mA @ 3.0V; high-Z when VCC = 0V |
| 4 | GND | Ground reference for logic and power domains; decoupling capacitor required near pin |
| 8 | VCC | Primary power supply (0.9V–3.6V); powers both gates and I/O buffers; must be bypassed |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low Power Operation | 0.9 µA ICC and <24 ns tPD at 0.9V - enables sub-µW logic in energy-harvesting applications |
| Wide Supply Range | 0.9V–3.6V VCC - eliminates need for separate LDOs in multi-battery or mixed-voltage systems |
| Overvoltage-Tolerant I/O | 3.6V absolute max on all pins - permits interoperability with legacy 3.3V peripherals without external clamps |
| Quiet Series™ Noise Reduction | Low-noise switching design - reduces EMI in RF-sensitive wearables and medical telemetry devices |
| Power-Off High-Z I/O | Inputs and outputs enter high-impedance state when VCC = 0V - prevents back-driving during hot-swap or partial power-down |
Applications
| Wireless Sensor Node | Portable Medical Monitor |
|---|---|
|
Use Scenario: Combining motion and temperature sensor interrupts into a single wake-up signal for ultra-low-power MCU sleep mode. IC Role / Device Role / Timing Role: Dual OR gate merges asynchronous interrupt sources; no timing-critical path, but must respond within 100 ns at 1.2V. Use Value: Enables wake-up from 0.9V supply with <1 µA standby draw - extending coin-cell life beyond 2 years. |
Use Scenario: Glucose meter status indicator logic that activates LED only when test strip is inserted AND battery voltage is sufficient. IC Role / Device Role / Timing Role: OR gate implements "any fault condition" detection across low-voltage analog comparators and digital flags. Use Value: Operates reliably at 1.5V with 0.35×VCC input threshold - avoids false triggers during brown-out conditions. |
| Industrial Control Panel | Smart Home Hub |
|
Use Scenario: Debouncing mechanical push-button inputs before feeding to microcontroller GPIOs in factory HMI. IC Role / Device Role / Timing Role: OR gate used in active-low reset combiner circuit; requires 3.6V I/O tolerance to interface with 3.3V FPGA I/O banks. Use Value: Eliminates external level translators and reduces BOM count by supporting direct 3.3V peripheral connection at 1.8V core rail. |
Use Scenario: Logic-level translation between Zigbee SoC (1.8V I/O) and legacy 3.3V Wi-Fi module control lines. IC Role / Device Role / Timing Role: OR gate configured as wired-OR bus driver for shared interrupt line; must tolerate 3.6V transients. Use Value: Provides bidirectional voltage isolation without direction control pins - simplifying firmware and reducing latency vs. discrete MOSFET solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G32DBVR | Higher VCC min (1.65V), faster tPD (3.7 ns @ 3.3V), but no 0.9V operation or 3.6V I/O tolerance | Requires ≥1.65V supply; unsuitable for sub-1.2V energy harvesting nodes | Select when speed >100 MHz and supply is stable ≥1.8V; avoid for battery-depleted scenarios |
| 74LVC2G32GM,132 | Same 1.65V–5.5V range; 3.3 ns tPD @ 3.3V; lacks overvoltage tolerance and sub-1V operation | No 0.9V support; not rated for 3.6V I/O stress; higher ICC (1.5 µA) | Prefer for cost-sensitive consumer apps where supply is fixed at 3.3V and layout space allows XSON6 |
Compared with SN74LVC2G32DBVR and 74LVC2G32GM,132, the NC7WP32K8X uniquely supports true single-cell operation down to 0.9V while maintaining 3.6V I/O robustness - making it the only choice for deeply undervolted, battery-constrained systems requiring field-replaceable interconnects.
Availability
NC7WP32K8X is available at Aetrix Electronics and suitable for wireless sensor nodes, portable medical monitors, industrial control panels, and smart home hubs requiring stable component supply across extended product lifecycles.
Supply support for NC7WP32K8X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.
The NC7WP32K8X belongs to the TinyLogic® Ultra Low Power (ULP) logic family, engineered specifically for battery-powered and energy-harvesting applications demanding sub-µA quiescent current and wide-voltage interoperability.
FAQ
What is the minimum operating voltage for NC7WP32K8X?
The NC7WP32K8X supports a guaranteed minimum VCC of 0.9V, with full functionality including propagation delay, drive strength, and input thresholds specified down to this level. At 0.9V, tPD is 24.0 ns (typ), IOH/IOL is ±20 µA, and VIH/VIL remain defined as 0.65×VCC/0.35×VCC. This makes NC7WP32K8X suitable for single alkaline or lithium primary cells under load.
Does NC7WP32K8X require external pull-up or pull-down resistors on unused inputs?
Yes - per the datasheet's Recommended Operating Conditions, unused inputs on NC7WP32K8X must be held HIGH or LOW; floating inputs are prohibited. This prevents increased ICC, erratic output behavior, and potential latch-up. A 100 kΩ pull-up to VCC or pull-down to GND is recommended for unconnected A/B pins.
Can NC7WP32K8X safely interface with 3.3V peripherals while powered from 1.2V?
Yes - NC7WP32K8X features 3.6V overvoltage-tolerant I/Os, meaning its inputs and outputs withstand up to 3.6V regardless of VCC level (0.9V–3.6V). When powered from 1.2V, it can accept 3.3V logic signals without damage and drive 3.3V-tolerant loads with VOH ≥ 0.84V (0.7×VCC) and VOL ≤ 0.36V (0.3×VCC).
What is the thermal resistance (θJA) of the NC7WP32K8X US8 package?
The NC7WP32K8X in the US8 package (MAB08A) has a typical junction-to-ambient thermal resistance (θJA) of 220°C/W under standard JEDEC JESD51-7 conditions (single-layer board, 1 in² copper pad). No derating is required below 5 mW total power dissipation - well within the device's 0.1 mW typical dynamic power at 1 MHz and 1.8V.
Is NC7WP32K8X pin-compatible with other TinyLogic ULP dual-gate variants?
Yes - NC7WP32K8X shares identical US8 pinout and footprint with NC7WP04K8X (inverter), NC7WP08K8X (AND), and NC7WP38K8X (NOR), all using MAB08A package and same pin assignments (1=A1, 2=B1, 3=Y1, 4=GND, 5=A2, 6=B2, 7=Y2, 8=VCC). This enables logic family interchangeability without PCB redesign.
NC7WP32K8X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 7WP
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- OR Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 900 nA
- Current - Output High, Low:
- 2.6mA, 2.6mA
- Input Logic Level - Low:
- 0.7V ~ 0.9V
- Input Logic Level - High:
- 1.6V ~ 2.1V
- Max Propagation Delay @ V, Max CL:
- 7ns @ 3.3V, 30pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NC7WP32K8X FAQ
1.How can I place an order for NC7WP32K8X through Aetrix?
Please submit a Request for Quotation (RFQ) for NC7WP32K8X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NC7WP32K8X reliable?
The price and inventory of NC7WP32K8X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7WP32K8X is usually 5 days.
3.What payment methods are accepted for NC7WP32K8X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7WP32K8X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NC7WP32K8X?
NC7WP32K8X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NC7WP32K8X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NC7WP32K8X?
For technical support, including NC7WP32K8X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7WP32K8X requirements.
6.How does Aetrix verify that NC7WP32K8X is sourced from the original manufacturer or authorized distributors?
All NC7WP32K8X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7WP32K8X meets industry standards.
7.What is the process for return or replacement of NC7WP32K8X?
All NC7WP32K8X units undergo pre-shipment inspection (PSI). If there is an issue with NC7WP32K8X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NC7WP32K8X part is unused and in its original packaging.
Return procedure for NC7WP32K8X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NC7WP32K8X Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

