Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7WZ38L8X

Name: NC7WZ38L8X
Brand: onsemi
SKU: NC7WZ38L8X
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7WZ38L8X

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 8-UFQFN

Datasheet:: NC7WZ38L8X.pdf

Description:: IC GATE NAND 2CH 2-INP 8MICROPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,655

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7WZ38L8X from ON Semiconductor is a dual 2-input NAND gate with open-drain outputs, fabricated in advanced CMOS for ultra-high-speed logic in space-constrained applications. It operates across 1.65V–5.5V V_CC, delivers 24 mA sink drive at 3V, and achieves 2.2 ns typical propagation delay into 50 pF at 5V - enabling level translation and wired-OR bus interfacing in portable and mixed-voltage systems.

For engineers reviewing the NC7WZ38L8X datasheet, pinout, applications, or equivalent options, key selection criteria include its overvoltage-tolerant inputs (up to 7V), power-down high-impedance behavior at V_CC = 0V, and Pb-free MicroPak™ 1.6 mm wide package compatibility with fine-pitch PCB assembly.

Technical Context

The NC7WZ38L8X implements two independent NAND gates with open-drain outputs, requiring external pull-up resistors for logic HIGH assertion. Its inputs tolerate voltages up to 7V regardless of V_CC, supporting 5V-to-3V signal translation without additional level shifters.

Each gate exhibits rail-to-rail input voltage range (0V to 5.5V), output voltage range (0V to V_CC), and maintains high-impedance I/O states when V_CC = 0V - critical for hot-swap and partial-power-down system architectures.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65V to 5.5V - enables single-supply operation across 1.8V, 2.5V, 3.3V, and 5V logic domains
t_PD (Typ)	2.2 ns at 5V into 50 pF - supports >200 MHz toggle rates in low-capacitance interfaces
I_OL (Max)	24 mA at 3V V_CC - drives standard TTL loads and multiple CMOS inputs directly
Input Voltage Tolerance	−0.5V to +7V - allows safe interfacing with higher-voltage peripherals without clamping diodes
Output Type	Open-drain - enables wired-OR logic, I²C bus compatibility, and flexible pull-up voltage selection
Package	MicroPak™ (MAC08A), 1.6 mm wide, 8-lead leadless - supports 0.4 mm pitch PCB assembly and ultra-compact footprint

Pinout & Package

Pb-free 8-lead MicroPak™ package (Package Code MAC08A), 1.6 mm body width, no leads - requires solder paste stencil design per JEDEC J-STD-020B for Pb-free reflow.

Pin/Terminal	Circuit Role	Design Meaning
A1, B1	NAND Gate 1 Inputs	Dual logic inputs accepting 0V–5.5V; tolerant to 7V regardless of V_CC
Y1	NAND Gate 1 Output	Open-drain output; sinks current only - requires external pull-up for HIGH logic
A2, B2	NAND Gate 2 Inputs	Independent second gate inputs with identical voltage tolerance and thresholds
Y2	NAND Gate 2 Output	Second open-drain output, electrically isolated from Y1 but sharing same V_CC/GND
V_CC	Positive Supply	1.65V–5.5V supply; powers internal logic and defines output HIGH level via pull-up
GND	Ground Reference	Return path for all input/output currents and internal biasing

Key Features

Feature	Design Value
Ultra-High-Speed Propagation	2.2 ns t_PD typical at 5V - reduces timing skew in high-frequency control paths
Overvoltage-Tolerant Inputs	7V absolute max input rating - eliminates need for external protection in mixed-voltage interconnects
Power-Down High-Impedance I/O	Inputs and outputs float to high-Z when V_CC = 0V - prevents back-driving during power sequencing
Open-Drain Output Architecture	Enables wired-OR bus topologies and I²C-compatible bidirectional signaling with shared pull-up
Low Static Power Dissipation	1 µA typical ICC at 25°C - suitable for battery-powered and always-on subsystems

Applications

USB Device Enumeration Logic	I²C Bus Level Translation
Use Scenario: Detecting USB device attachment by monitoring D+ and D− line states before enumeration begins. IC Role / Device Role / Timing Role: Dual NAND gate performs combinatorial logic on differential pair signals to generate reset or enable pulses. Use Value: Open-drain outputs interface directly to 3.3V I²C-compatible microcontroller GPIOs while tolerating 5V USB line voltages.	Use Scenario: Translating between 3.3V master and 5V slave devices on a shared I²C bus. IC Role / Device Role / Timing Role: Acts as unidirectional level translator using open-drain configuration with separate pull-ups on each side. Use Value: Input overvoltage tolerance (7V) and rail-to-rail input range eliminate external clamping, reducing BOM count.
Hot-Swappable Module Detection	Low-Power Sensor Interface Logic
Use Scenario: Detecting insertion/removal of add-in modules in industrial PLC backplanes with partial power domains. IC Role / Device Role / Timing Role: NAND gate monitors presence detect and power-good signals to assert module-ready flag. Use Value: High-impedance I/O at V_CC = 0V prevents back-current flow during hot-plug events, ensuring system stability.	Use Scenario: Conditioning wake-up signals from ultra-low-power environmental sensors (e.g., PIR, humidity) to MCU interrupt inputs. IC Role / Device Role / Timing Role: Provides noise-immune signal conditioning and debouncing logic before MCU wake-up assertion. Use Value: 1 µA quiescent current and 1.65V minimum V_CC allow direct operation from energy-harvesting sources.

USB Device Enumeration Logic

I²C Bus Level Translation

Use Scenario: Detecting USB device attachment by monitoring D+ and D− line states before enumeration begins.

IC Role / Device Role / Timing Role: Dual NAND gate performs combinatorial logic on differential pair signals to generate reset or enable pulses.

Use Value: Open-drain outputs interface directly to 3.3V I²C-compatible microcontroller GPIOs while tolerating 5V USB line voltages.

Use Scenario: Translating between 3.3V master and 5V slave devices on a shared I²C bus.

IC Role / Device Role / Timing Role: Acts as unidirectional level translator using open-drain configuration with separate pull-ups on each side.

Use Value: Input overvoltage tolerance (7V) and rail-to-rail input range eliminate external clamping, reducing BOM count.

Hot-Swappable Module Detection

Low-Power Sensor Interface Logic

Use Scenario: Detecting insertion/removal of add-in modules in industrial PLC backplanes with partial power domains.

IC Role / Device Role / Timing Role: NAND gate monitors presence detect and power-good signals to assert module-ready flag.

Use Value: High-impedance I/O at V_CC = 0V prevents back-current flow during hot-plug events, ensuring system stability.

Use Scenario: Conditioning wake-up signals from ultra-low-power environmental sensors (e.g., PIR, humidity) to MCU interrupt inputs.

IC Role / Device Role / Timing Role: Provides noise-immune signal conditioning and debouncing logic before MCU wake-up assertion.

Use Value: 1 µA quiescent current and 1.65V minimum V_CC allow direct operation from energy-harvesting sources.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G00DPWR	Push-pull outputs (not open-drain); 1.65V–5.5V V_CC; 3.7 ns t_PD typ at 3.3V	Cannot perform wired-OR or I²C bus functions without external components	Select when push-pull drive and lower dynamic power are prioritized over bus-sharing capability
74LVC2G03GW,125	Open-drain outputs; 1.65V–5.5V V_CC; 3.8 ns t_PD typ at 3.3V; SOT-363 package (2.1 mm × 1.25 mm)	Larger footprint than MicroPak™; lower sink drive (8 mA at 3V vs. 24 mA)	Select when board layout accommodates SOT-363 and reduced sink current suffices

Compared with SN74LVC2G00DPWR and 74LVC2G03GW,125, the NC7WZ38L8X provides superior sink drive (24 mA), faster propagation (2.2 ns), and the smallest footprint (1.6 mm wide), making it optimal for space- and performance-critical open-drain logic nodes.

Availability

NC7WZ38L8X is available at Aetrix Electronics and suitable for USB peripheral detection, I²C level translation, hot-swap module sensing, and low-power sensor interface applications requiring stable component supply and long-term lifecycle support.

Supply support for NC7WZ38L8X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, cloud computing, and consumer markets.

The NC7WZ38L8X belongs to the TinyLogic® UHS (Ultra-High-Speed) family, designed specifically for low-voltage, high-speed logic functions in portable, space-constrained, and mixed-voltage electronic systems.

FAQ

What is the maximum input voltage rating for NC7WZ38L8X?

The NC7WZ38L8X supports DC input voltages from −0.5V to +7V, independent of V_CC level. This overvoltage tolerance allows safe interfacing with 5V signals even when operating from a 1.8V or 2.5V supply - eliminating the need for external clamping diodes in mixed-voltage designs. The specification is verified across −40°C to +85°C ambient temperature.

Does NC7WZ38L8X support true open-drain operation with 5V pull-up while powered from 3.3V?

Yes, the NC7WZ38L8X open-drain outputs tolerate up to 7V in the high-impedance state, enabling use of a 5V pull-up resistor while V_CC = 3.3V. This configuration is explicitly supported in the datasheet and commonly used for I²C bus translation. Output leakage remains ≤1 µA under these conditions.

What is the minimum V_CC required for guaranteed logic operation of NC7WZ38L8X?

The NC7WZ38L8X is fully specified for operation down to 1.65V V_CC, with validated VIH/VIL thresholds, propagation delay, and output drive at that voltage. Data retention is guaranteed down to 1.5V. Below 1.65V, functionality is not assured per datasheet limits - design margins must be evaluated per application.

How does the MicroPak™ package of NC7WZ38L8X differ from the US8 package variant NC7WZ38K8X?

The NC7WZ38L8X uses the Pb-free MicroPak™ package (MAC08A), 1.6 mm wide with no leads, while NC7WZ38K8X uses the US8 package (MAB08A), 3.1 mm wide with gull-wing leads. MicroPak™ enables finer pitch assembly (0.4 mm), smaller PCB area, and improved thermal resistance (θ_JA = 250°C/W), but requires specialized stencil and reflow profiles per JEDEC J-STD-020B.

Can NC7WZ38L8X be used in hot-swap applications where V_CC may be unpowered?

Yes - the NC7WZ38L8X features power-down high-impedance inputs and outputs when V_CC = 0V, preventing back-current injection into the supply rail. This behavior is characterized in the datasheet and makes NC7WZ38L8X suitable for hot-plug detection circuits and modular systems with staggered power sequencing.

NC7WZ38L8X Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7WZ

Package/Case:: 8-UFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NAND Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3.4ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-MicroPak™

NC7WZ38L8X FAQ

1.How can I place an order for NC7WZ38L8X through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7WZ38L8X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7WZ38L8X reliable?

The price and inventory of NC7WZ38L8X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7WZ38L8X is usually 5 days.

3.What payment methods are accepted for NC7WZ38L8X?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7WZ38L8X transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7WZ38L8X?

NC7WZ38L8X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7WZ38L8X order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7WZ38L8X?

For technical support, including NC7WZ38L8X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7WZ38L8X requirements.

6.How does Aetrix verify that NC7WZ38L8X is sourced from the original manufacturer or authorized distributors?

All NC7WZ38L8X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7WZ38L8X meets industry standards.

7.What is the process for return or replacement of NC7WZ38L8X?

All NC7WZ38L8X units undergo pre-shipment inspection (PSI). If there is an issue with NC7WZ38L8X, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7WZ38L8X part is unused and in its original packaging.

Return procedure for NC7WZ38L8X:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…