Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NC7WZ38L8X-L22185

Name: NC7WZ38L8X-L22185
Brand: onsemi
SKU: NC7WZ38L8X-L22185
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NC7WZ38L8X-L22185

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 8-UFQFN

Datasheet:: NC7WZ38L8X-L22185.pdf

Description:: IC GATE NAND 2CH 2-INP 8UQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,754

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NC7WZ38L8X-L22185 from onsemi is a dual 2-input NAND gate with open-drain outputs, fabricated in Ultra High Speed (UHS) CMOS technology for logic-level translation and wired-OR bus applications. It operates across 1.65 V to 5.5 V V_CC, delivers 24 mA sink drive at 3 V, and achieves 2.2 ns typical propagation delay into 50 pF at 5 V - enabling high-speed interface buffering in mixed-voltage systems.

For engineers reviewing the NC7WZ38L8X-L22185 datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with I²C/SMBus, overvoltage-tolerant inputs (up to 5.5 V), ultra-low input capacitance (2.5 pF), and MicroPak-8 package suitability for space-constrained PCB layouts.

Technical Context

The NC7WZ38L8X-L22185 implements two independent NAND gates with open-drain outputs, supporting wired-OR logic and level-shifting without external pull-ups when used with compatible bus voltages. Its inputs tolerate 5.5 V regardless of V_CC, enabling 5 V-to-3.3 V or 5 V-to-1.8 V translation in bidirectional interfaces.

Each gate exhibits matched AC performance: t_PZL = 2.2 ns typ. and t_PLZ = 1.6 ns typ. at 5 V/50 pF, with power-down high-impedance inputs/outputs and patented EMI reduction circuitry. The device remains functional down to −40 °C and up to +85 °C ambient temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains.
t_PD (Typ.)	2.2 ns at 5 V into 50 pF - enables sub-5 ns signal path timing in high-speed digital control and interface circuits.
I_OL (Max)	24 mA at 3 V V_CC - provides robust sink current for driving LEDs, MOSFET gates, or bus loads without external buffers.
Input Voltage Tolerance	Up to 5.5 V independent of V_CC - allows safe interfacing with higher-voltage peripherals in mixed-signal systems.
C_IN	2.5 pF - minimizes capacitive loading on upstream drivers, preserving signal integrity in fan-out-critical paths.
Package	MicroPak-8 (UQFN8, 1.6 mm × 1.6 mm, 0.5 mm pitch) - enables <1.0 mm² board area usage for ultra-dense routing.

Pinout & Package

NC7WZ38L8X-L22185 is housed in an 8-pin MicroPak (UQFN8) package with bottom-side thermal pad and no leads. The package is Pb-free, halogen-free, and RoHS-compliant per JEDEC MO-255 UAAD.

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Input)	First NAND gate input; overvoltage tolerant up to 5.5 V regardless of V_CC.
2	B2 (Input)	Second NAND gate input; electrically identical to A1, supports independent logic control.
3	A2 (Input)	Second NAND gate input; paired with B2 to form second 2-input NAND function.
4	GND	Ground reference for all internal circuitry and output stage; must be low-impedance for noise immunity.
5	V_CC	Power supply input; supplies both logic core and output driver; decoupling capacitor required near pin.
6	Y2 (Output)	Open-drain output of second NAND gate; requires external pull-up for HIGH state; sinks up to 24 mA.
7	B1 (Input)	First NAND gate input; paired with A1 to form first 2-input NAND function.
8	Y1 (Output)	Open-drain output of first NAND gate; electrically identical to Y2; supports wired-OR bus topology.

Key Features

Feature	Design Value
Open-drain output stage	Enables wired-OR logic and I²C/SMBus-compatible bus arbitration without external components.
Overvoltage-tolerant inputs	Accepts 0–5.5 V signals at A1/B1/A2/B2 while V_CC is as low as 1.65 V - simplifies level translation design.
Ultra-high-speed propagation	2.2 ns t_PD typ. at 5 V ensures minimal delay in clock distribution, enable gating, and fast control loops.
Power-down high-impedance I/O	Inputs and outputs enter Hi-Z state when V_CC = 0 V - prevents back-driving and leakage during power sequencing.
Patented EMI reduction	Integrated slew-rate control and noise filtering reduce radiated emissions in sensitive RF or analog-adjacent layouts.

Applications

I²C Bus Level Translation	SMBus Interface Buffering
Use Scenario: Translating 3.3 V microcontroller I²C signals to a 5 V sensor subsystem while maintaining bus integrity and pull-up compatibility. IC Role / Device Role / Timing Role: Dual open-drain NAND acts as bidirectional level shifter by connecting SDA/SCL lines through Y1/Y2 outputs with separate pull-ups per voltage domain. Use Value: Eliminates need for dedicated level translators; leverages existing NAND logic for passive translation with <2.2 ns added delay per transition.	Use Scenario: Isolating SMBus host controller from multiple slave devices sharing a common bus, preventing contention during reset or hot-plug events. IC Role / Device Role / Timing Role: Each NAND gate functions as an active-low enable switch controlling slave access; open-drain outputs prevent bus collisions. Use Value: Enables deterministic bus arbitration with 24 mA sink capability ensuring reliable LOW assertion even under heavy capacitive load.
LED Driver Enable Logic	Mixed-Voltage GPIO Expansion
Use Scenario: Driving high-brightness LEDs from a 1.8 V FPGA GPIO while sourcing current from a 5 V rail via external pull-up. IC Role / Device Role / Timing Role: NAND gate configured as inverter (one input tied HIGH) drives LED cathode; open-drain output sinks current from 5 V rail. Use Value: Achieves 24 mA sink at 3 V V_CC - sufficient for indicator LEDs without additional transistor stages or voltage boosters.	Use Scenario: Expanding low-voltage MCU GPIO count to control 5 V peripherals (relays, solenoids) using shared bus architecture. IC Role / Device Role / Timing Role: Dual NAND implements address decoding and enable logic; overvoltage-tolerant inputs accept 5 V address bits directly. Use Value: Reduces BOM count by eliminating discrete level shifters; supports 1.65–5.5 V V_CC flexibility for future voltage scaling.

I²C Bus Level Translation

SMBus Interface Buffering

Use Scenario: Translating 3.3 V microcontroller I²C signals to a 5 V sensor subsystem while maintaining bus integrity and pull-up compatibility.

IC Role / Device Role / Timing Role: Dual open-drain NAND acts as bidirectional level shifter by connecting SDA/SCL lines through Y1/Y2 outputs with separate pull-ups per voltage domain.

Use Value: Eliminates need for dedicated level translators; leverages existing NAND logic for passive translation with <2.2 ns added delay per transition.

Use Scenario: Isolating SMBus host controller from multiple slave devices sharing a common bus, preventing contention during reset or hot-plug events.

IC Role / Device Role / Timing Role: Each NAND gate functions as an active-low enable switch controlling slave access; open-drain outputs prevent bus collisions.

Use Value: Enables deterministic bus arbitration with 24 mA sink capability ensuring reliable LOW assertion even under heavy capacitive load.

LED Driver Enable Logic

Mixed-Voltage GPIO Expansion

Use Scenario: Driving high-brightness LEDs from a 1.8 V FPGA GPIO while sourcing current from a 5 V rail via external pull-up.

IC Role / Device Role / Timing Role: NAND gate configured as inverter (one input tied HIGH) drives LED cathode; open-drain output sinks current from 5 V rail.

Use Value: Achieves 24 mA sink at 3 V V_CC - sufficient for indicator LEDs without additional transistor stages or voltage boosters.

Use Scenario: Expanding low-voltage MCU GPIO count to control 5 V peripherals (relays, solenoids) using shared bus architecture.

IC Role / Device Role / Timing Role: Dual NAND implements address decoding and enable logic; overvoltage-tolerant inputs accept 5 V address bits directly.

Use Value: Reduces BOM count by eliminating discrete level shifters; supports 1.65–5.5 V V_CC flexibility for future voltage scaling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input NAND gate with open-drain output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G00DCKR	Push-pull outputs (not open-drain); 1.65–5.5 V V_CC; 3.7 ns t_PD typ. at 3.3 V.	Cannot perform wired-OR or I²C translation without external FETs; requires pull-up resistors only for bus termination.	Select when push-pull drive is preferred and level translation is handled elsewhere in the system.
74LVC2G03GW,125	Open-drain outputs; same 1.65–5.5 V range; 3.9 ns t_PD typ. at 3.3 V; SOT-363 package (2.1 × 1.25 mm).	Larger footprint than MicroPak-8; lower sink drive (16 mA at 3.3 V vs. 24 mA at 3 V for NC7WZ38L8X-L22185).	Choose when SOT-363 is preferred for reworkability or when slightly relaxed speed/sink requirements apply.

Compared with SN74LVC2G00DCKR and 74LVC2G03GW,125, the NC7WZ38L8X-L22185 offers superior speed (2.2 ns vs. ≥3.7 ns), higher sink current (24 mA), and smallest package (1.6 mm²), making it optimal for space- and performance-critical I²C/SMBus and mixed-voltage logic interface designs.

Availability

NC7WZ38L8X-L22185 is available at Aetrix Electronics and suitable for I²C bus translation, SMBus interface buffering, LED driver enable logic, and mixed-voltage GPIO expansion requiring stable component supply and long-term industrial availability.

Supply support for NC7WZ38L8X-L22185 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor manufacturer specializing in energy-efficient, high-performance silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The NC7WZ38L8X-L22185 belongs to the TinyLogic UHS family, designed specifically for ultra-high-speed, low-power logic interface and level translation in space-constrained, mixed-voltage embedded systems.

FAQ

What is the maximum sink current supported by NC7WZ38L8X-L22185 at 3 V V_CC?

The NC7WZ38L8X-L22185 supports up to 24 mA sink current per output (Y1 or Y2) at 3 V V_CC, as specified in the DC Electrical Characteristics table under I_OL. This value is measured with V_OL ≤ 0.55 V and ensures reliable drive capability for LEDs, MOSFET gates, and bus loads without external amplification. The NC7WZ38L8X-L22185 maintains this rating across the full operating temperature range of −40 °C to +85 °C.

Can NC7WZ38L8X-L22185 be used for 5 V to 1.8 V level translation?

Yes, the NC7WZ38L8X-L22185 supports 5 V to 1.8 V level translation via its overvoltage-tolerant inputs (rated to 5.5 V independent of V_CC) and open-drain outputs. When V_CC = 1.8 V, inputs accept 5 V signals safely, and Y1/Y2 outputs can be pulled up to 5 V externally. The NC7WZ38L8X-L22185 does not translate voltage levels actively but enables passive translation in wired-OR configurations such as I²C buses.

What is the package type and dimensions of NC7WZ38L8X-L22185?

The NC7WZ38L8X-L22185 uses the MicroPak-8 (UQFN8) package: 1.6 mm × 1.6 mm body size, 0.5 mm lead pitch, and 0.20 mm nominal thickness. It conforms to JEDEC MO-255 Variation UAAD and includes a bottom thermal pad. The NC7WZ38L8X-L22185 is Pb-free, halogen-free, and RoHS-compliant, with top marking "U5" and date code "L22185".

Does NC7WZ38L8X-L22185 have power-down protection?

Yes, the NC7WZ38L8X-L22185 features power-down high-impedance inputs and outputs: when V_CC = 0 V, all pins enter a high-impedance state, preventing back-current flow and unintended signal coupling. This behavior is explicitly confirmed in the datasheet's Description section and Absolute Maximum Ratings table, ensuring safe operation during power sequencing or partial system shutdown. The NC7WZ38L8X-L22185 maintains this feature across its full temperature range.

Is NC7WZ38L8X-L22185 suitable for I²C bus applications?

Yes, the NC7WZ38L8X-L22185 is explicitly suited for I²C bus applications due to its dual open-drain outputs, overvoltage-tolerant inputs, and low propagation delay (2.2 ns typ. at 5 V). It can implement bidirectional level translation between 1.8 V/3.3 V controllers and 5 V peripherals by connecting SDA/SCL lines to Y1/Y2 with domain-specific pull-ups. The NC7WZ38L8X-L22185 meets I²C timing budgets for standard-mode (100 kHz) and fast-mode (400 kHz) operation without compromising signal integrity.

NC7WZ38L8X-L22185 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7WZ

Package/Case:: 8-UFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3.4ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-UQFN (1.6x1.6)

NC7WZ38L8X-L22185 FAQ

1.How can I place an order for NC7WZ38L8X-L22185 through Aetrix?

Please submit a Request for Quotation (RFQ) for NC7WZ38L8X-L22185 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NC7WZ38L8X-L22185 reliable?

The price and inventory of NC7WZ38L8X-L22185 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NC7WZ38L8X-L22185 is usually 5 days.

3.What payment methods are accepted for NC7WZ38L8X-L22185?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NC7WZ38L8X-L22185 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NC7WZ38L8X-L22185?

NC7WZ38L8X-L22185 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NC7WZ38L8X-L22185 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NC7WZ38L8X-L22185?

For technical support, including NC7WZ38L8X-L22185 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NC7WZ38L8X-L22185 requirements.

6.How does Aetrix verify that NC7WZ38L8X-L22185 is sourced from the original manufacturer or authorized distributors?

All NC7WZ38L8X-L22185 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NC7WZ38L8X-L22185 meets industry standards.

7.What is the process for return or replacement of NC7WZ38L8X-L22185?

All NC7WZ38L8X-L22185 units undergo pre-shipment inspection (PSI). If there is an issue with NC7WZ38L8X-L22185, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NC7WZ38L8X-L22185 part is unused and in its original packaging.

Return procedure for NC7WZ38L8X-L22185:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…