onsemi NCN26000XMNTBG
- Part No.:
- NCN26000XMNTBG
- Manufacturer:
- onsemi
- Category:
- Controllers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
NCN26000XMNTBG.pdf
- Description:
- 10BASE-T1S SINGLE PAIR ETHERNERT
- Quantity:
- Payment:

- Shipping:

Inventory:3,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCN26000XMNTBG from onsemi is an IEEE 802.3cg-compliant 10BASE-T1S Ethernet PHY transceiver for industrial multi-drop networks. It operates at 10 Mb/s half-duplex over a single unshielded twisted-pair, interfaces via standard MII to CSMA/CD MACs, and integrates Physical Layer Collision Avoidance (PLCA) for deterministic communication in noise-prone environments such as factory floor sensor networks.
For engineers reviewing the NCN26000XMNTBG datasheet, pinout, applications, or equivalent options, this device delivers collision-free operation across ≥8 nodes on >25 m UTP cable, supports 3.3 V supply with 2.5 V I/O option, enables boot-time mode selection (NORMAL/ISOLATED), and provides MDIO-based configuration of PLCA, ENI, and diagnostic registers.
Technical Context
The NCN26000XMNTBG implements a full 10BASE-T1S PHY stack including PMA, PCS, and PLCA Reconciliation Sublayer (RS), enabling deterministic medium access without MAC-level modifications. Its MII interface runs at 2.5 MHz and exposes CRS/COL pins required for CSMA/CD compatibility, while supporting Clause 22 and Clause 45 MIIM register access for both standard and 10BASE-T1S-specific control.
It features dual boot modes selected via strap pins: NORMAL mode activates all MII and line drivers immediately; ISOLATED mode holds MII and LINEx pins in high-impedance until cleared via MDIO register 0.10, facilitating safe system power sequencing. Enhanced Noise Immunity (ENI) mode extends operation beyond IEEE 802.3cg noise limits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 10 Mb/s half-duplex - fixed rate per IEEE 802.3cg; no auto-negotiation or full-duplex support. |
| Supply Voltage | 3.3 V core (VDD), 2.5 V or 3.3 V I/O (VDDIO) - enables interoperability with 2.5 V or 3.3 V MACs. |
| Power Consumption | 145–195 mW active (TX+RX), 60 mW receive-only - optimized for always-on industrial nodes. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood, motor control, and factory automation environments. |
| Differential Output | 800–1200 mVPP on LINEP/LINEN - meets 10BASE-T1S voltage compliance for >25 m UTP reach. |
| ESD Protection | 8 kV HBM on LINEP/LINEN - robust against field-induced transients in industrial cabling. |
| PLCA Support | Configurable coordinator/precedence mode - enables round-robin arbitration for ≥8 nodes on shared medium. |
Pinout & Package
NCN26000XMNTBG is housed in a 5 mm × 5 mm QFN32 package (Case 484AB) with exposed thermal pad (EP) connected to GND. Pin assignments follow JEDEC MO-220 standard; all analog and digital supplies are decoupled externally using 2.2 µF capacitors on VDRVN and DVDD.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 32, EP | GND | Primary ground reference for analog/digital domains and thermal dissipation path. |
| 3, 4 | XO / XI | Crystal oscillator interface: accepts 25 MHz quartz or LVCMOS clock; XO floats when external clock used. |
| 6, 7 | LINEP / LINEN | Differential 10BASE-T1S data lines - bidirectional analog interface to UTP cable; ±30 V absolute max rating. |
| 9, 10 | LED1/DIO1 / LED0/DIO0 | Programmable 8×-LVCMOS GPIOs - configurable as LED drivers (link/PLCA/TX/RX), SFD pulse outputs, or general-purpose signals. |
| 11 | MDINT | Open-drain MIIM interrupt - signals register status changes (PLCA recovery, collision, jabber) to host controller. |
| 12 | RSTn | Active-low asynchronous reset - internal 54 kΩ pull-up; external 4.7–10 kΩ pull-up recommended for noise immunity. |
| 13, 14 | MDCK / MDIO | Clause 22/45 management interface - supports read/write of 16 standard + 16 vendor registers for full PHY control. |
| 15–21, 23–31 | MII Signals (TXD[3:0], RXD[3:0], TXEN, RXDV, etc.) | Standard 4-bit nibble-wide MII interface - compatible with legacy Ethernet MACs requiring CRS and COL pins. |
Key Features
| Feature | Design Value |
|---|---|
| PLCA Reconciliation Sublayer | Enables deterministic, collision-free multi-drop operation without MAC firmware changes; supports up to 8 nodes on shared UTP. |
| Enhanced Noise Immunity (ENI) | Extends reliable communication beyond IEEE 802.3cg noise thresholds - critical for electrically noisy industrial settings. |
| Boot Mode Selection | Hardware-strapped NORMAL or ISOLATED mode - isolates MII/LINE pins until MDIO initialization completes, simplifying power sequencing. |
| Flexible Clocking | Accepts 25 MHz crystal (XO/XI), external LVCMOS clock, or CMOS oscillator - eliminates need for separate clock generator. |
| Dual-Voltage I/O | VDDIO configurable for 2.5 V or 3.3 V - ensures seamless interfacing with mixed-voltage SoCs and microcontrollers. |
Applications
| Industrial Sensor Networks | Factory Floor Automation |
|---|---|
|
Use Scenario: Distributed temperature, pressure, and vibration sensors deployed along production lines using daisy-chained UTP cabling. IC Role / Device Role / Timing Role: PHY layer transceiver providing 10BASE-T1S physical connectivity and PLCA-based deterministic packet scheduling. Use Value: Enables synchronized, low-latency sensor data collection across ≥8 nodes on >25 m cable without Ethernet switches or star topology. |
Use Scenario: PLC-connected I/O modules and HMIs communicating over shared trunk lines in modular machine control cabinets. IC Role / Device Role / Timing Role: Half-duplex Ethernet PHY bridging legacy MAC controllers to 10BASE-T1S physical layer with CRS/COL signaling. Use Value: Reduces wiring complexity and cost versus RS-485 or CAN, while delivering higher bandwidth and IP-stack compatibility. |
| Building Management Systems | Field Instrumentation |
|
Use Scenario: HVAC actuators, lighting controllers, and occupancy sensors installed in commercial buildings using existing telephone-grade UTP. IC Role / Device Role / Timing Role: Robust 10BASE-T1S transceiver with ENI mode operating in electromagnetically noisy HVAC duct environments. Use Value: Maintains link integrity despite EMI from variable-frequency drives and fluorescent ballasts, eliminating retransmission delays. |
Use Scenario: Portable test equipment and calibration tools requiring rugged, low-power Ethernet connectivity in field service conditions. IC Role / Device Role / Timing Role: Low-power PHY with fast startup (<100 ms) and isolated boot mode for controlled initialization during battery-powered operation. Use Value: Ensures reliable first-packet transmission after wake-up; ISOLATED mode prevents bus contention during MCU boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 10BASE-T1S PHY applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX22503EASA+ | Supports 10/100 Mb/s T1L (IEEE 802.3cg Annex 93) but not T1S; requires external transformer; no integrated PLCA RS. | Targeted at longer-reach (>1 km) point-to-point links, not multi-drop shared-medium topologies. | Select only if T1L reach and higher speed are required; not a functional substitute for NCN26000XMNTBG's PLCA-enabled multi-drop capability. |
| TI DP83TC811RQWR | IEEE 802.3cg-compliant 10BASE-T1S PHY with integrated transformer driver; supports same MII/MDIO interface but lacks ENI mode and PLCA precedence configuration. | Offers identical multi-drop support but with reduced noise margin and simplified PLCA implementation (no coordinator selection). | Valid alternative where ENI and advanced PLCA arbitration are not required; verify system-level noise immunity testing. |
Compared with MAX22503EASA+ and DP83TC811RQWR, NCN26000XMNTBG uniquely combines PLCA Reconciliation Sublayer, Enhanced Noise Immunity, and hardware-strapped ISOLATED boot mode - making it the only choice for deterministic, noise-resilient, and power-sequencing-safe 10BASE-T1S deployments in harsh industrial environments.
Availability
NCN26000XMNTBG is available at Aetrix Electronics and suitable for industrial automation, sensor interfacing, and building control systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for NCN26000XMNTBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient innovation, serving automotive, industrial, cloud, medical, and IoT markets with silicon solutions for sensing, power, and connectivity.
The NCN26000XMNTBG belongs to onsemi's Industrial Ethernet PHY product line, designed specifically to enable robust, deterministic, and cost-effective 10BASE-T1S networking in multi-drop industrial environments where traditional Ethernet is impractical.
FAQ
What is the primary compliance standard for NCN26000XMNTBG?
The NCN26000XMNTBG is fully compliant with IEEE 802.3cg-2019, specifically implementing the 10BASE-T1S physical layer specification for multi-drop industrial Ethernet. It meets all mandatory requirements for differential signaling, timing, noise immunity, and PLCA operation defined in Clauses 147–149 of the standard. Compliance is verified through onsemi's internal characterization and third-party lab testing per IEEE test procedures.
Does NCN26000XMNTBG support full-duplex operation?
No, NCN26000XMNTBG supports only half-duplex 10 Mb/s operation as mandated by IEEE 802.3cg for 10BASE-T1S. The Control Register (Address 0, Bit 8) always reads as 0 and has no effect when written, confirming fixed half-duplex mode. This design enables shared-medium multi-drop topology and deterministic PLCA arbitration - full-duplex is not defined or supported in the 10BASE-T1S standard.
How is PLCA configured on NCN26000XMNTBG?
PLCA is configured via Clause 45 MIIM registers (MMD 31, addresses 51712–51715) accessible through the standard MDIO interface. Key settings include coordinator selection, node ID assignment, beacon interval, and precedence mode - all programmable at runtime. Configuration can also be partially set at boot via strap pins (RXER, RXD[3:0]) to assign PHY address and isolate mode, but full PLCA parameters require MDIO writes post-initialization.
What clock sources are supported by NCN26000XMNTBG?
NCN26000XMNTBG supports three clock source options: (1) 25 MHz quartz crystal connected between XO and XI pins; (2) 25 MHz LVCMOS clock applied to XI with XO left floating; or (3) external CMOS oscillator at XI. The device's internal oscillator circuitry accepts ±100 ppm frequency tolerance and automatically conditions the signal for PHY timing - no external PLL or clock buffer is required.
Can NCN26000XMNTBG operate with a 2.5 V I/O supply?
Yes, NCN26000XMNTBG supports VDDIO = 2.5 V ±10% for its digital I/O pins (MII, MDIO, DIOx), while maintaining VDD = 3.3 V for core analog functions. This dual-supply flexibility allows direct interfacing with 2.5 V MACs or FPGAs without level shifters. Electrical characteristics including VIH/VIL thresholds, drive strength, and slew rate are validated across both 2.5 V and 3.3 V VDDIO conditions per Table 5 in the datasheet.
NCN26000XMNTBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 32-VFQFN Exposed Pad
- Programmable:
- -
- Protocol:
- Ethernet
- Function:
- Controller
- Interface:
- MII
- Standards:
- IEEE 802.3, 10 Base-T PHY
- Voltage - Supply:
- 2.97V ~ 3.63V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Supplier Device Package:
- 32-QFNW (5x5)
- Grade:
- -
- Qualification:
- -
NCN26000XMNTBG FAQ
1.How can I place an order for NCN26000XMNTBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCN26000XMNTBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCN26000XMNTBG reliable?
The price and inventory of NCN26000XMNTBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCN26000XMNTBG is usually 5 days.
3.What payment methods are accepted for NCN26000XMNTBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCN26000XMNTBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCN26000XMNTBG?
NCN26000XMNTBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCN26000XMNTBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCN26000XMNTBG?
For technical support, including NCN26000XMNTBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCN26000XMNTBG requirements.
6.How does Aetrix verify that NCN26000XMNTBG is sourced from the original manufacturer or authorized distributors?
All NCN26000XMNTBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCN26000XMNTBG meets industry standards.
7.What is the process for return or replacement of NCN26000XMNTBG?
All NCN26000XMNTBG units undergo pre-shipment inspection (PSI). If there is an issue with NCN26000XMNTBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCN26000XMNTBG part is unused and in its original packaging.
Return procedure for NCN26000XMNTBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCN26000XMNTBG Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

