My Inquiry
My Account
onsemi NCP1086D2T-ADJG
- Part No.:
- NCP1086D2T-ADJG
- Manufacturer:
- onsemi
- Package:
- TO-263-4, D2PAK (3 Leads + Tab), TO-263AA
- Datasheet:
-
NCP1086D2T-ADJG.pdf
- Description:
- IC REG LIN POS ADJ 1.5A D2PAK-3
- Quantity:
- Payment:
- Shipping:
Inventory:2,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP1086D2T-ADJG from onsemi is an adjustable-output linear voltage regulator delivering up to 1.5 A with ±1% output accuracy over temperature, 1.05 V typical dropout at full load, and fast transient response. It operates from 1.25 V to 5.5 V output range using two external resistors and is designed for post-regulation in microprocessor power supplies where low-voltage operation and dynamic load stability are critical.
For engineers reviewing the NCP1086D2T-ADJG datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at 1.5 A, thermal shutdown threshold (150–210°C), reference voltage tolerance (±1%), minimum load current requirement (0.6–2.0 mA), and D2PAK-3 package thermal resistance (RJC = 3.5°C/W).
Technical Context
The NCP1086D2T-ADJG uses a composite PNP-NPN pass transistor architecture enabling low dropout and high current capability. Its internal bandgap reference (1.254 V typical) feeds an error amplifier that controls the pass element via feedback from the ADJ pin, supporting precise external resistor-based voltage setting.
Protection circuitry includes foldback current limiting (1.6–3.1 A) and thermal shutdown with 25°C hysteresis, both 100% functionally tested. The device requires a minimum 22 µF tantalum output capacitor for stability and exhibits 80 dB ripple rejection at 120 Hz under full-load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1.5 A maximum - supports microprocessor core rails and FPGA I/O banks requiring stable high-current DC supply. |
| Dropout Voltage | 1.05 V typical @ 1.5 A - enables operation with ≤2.3 V input when regulating 1.25 V output, critical for low-voltage systems. |
| Reference Voltage | 1.254 V ±1% - sets absolute accuracy of adjustable output; determines minimum resolvable output step with external R1/R2 divider. |
| Line Regulation | 0.02% typical - ensures <±0.6 mV output shift per 1 V input change, vital for noise-sensitive analog subsystems. |
| Ripple Rejection | 80 dB @ 120 Hz - attenuates AC line-derived ripple before reaching sensitive digital loads, reducing need for additional filtering. |
| Thermal Shutdown | 150–210°C activation range - provides robust overtemperature protection during sustained overload or poor heatsinking. |
| Quiescent Current | Not specified for adjustable version - differs from fixed 3.3 V variant (5–10 mA); design assumes bias current drawn from ADJ pin (50–100 µA). |
Pinout & Package
The NCP1086D2T-ADJG is housed in a Pb-free D2PAK-3 (Case 418AB) surface-mount package with exposed thermal pad. The case is electrically connected to VOUT, requiring isolation if mounting to grounded heatsinks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Adj) | Adjust reference node | Sinks 50–100 µA; forms lower leg of resistor divider; voltage at this pin is held at 1.254 V relative to VOUT. |
| 2 (VOUT) | Regulated output | Provides 1.25–5.5 V output; case connection enables direct thermal coupling to heatsink but mandates electrical isolation. |
| 3 (VIN) | Unregulated input | Accepts 2.5–7.0 V input differential; absolute max VIN–VOUT = 7.0 V - violation risks immediate failure during short-circuit events. |
Key Features
| Feature | Design Value |
|---|---|
| Low dropout architecture | 1.05 V typical @ 1.5 A enables efficient regulation from 3.3 V input to 2.5 V output without switching losses. |
| ±1% reference accuracy | Ensures output voltage remains within ±1% over −40°C to +70°C ambient, critical for precision analog interfaces. |
| Fast transient response | Stabilizes within microseconds after 1.5 A load step - maintains <±120 mV deviation, protecting CPU voltage margins. |
| Integrated fault protection | Current limit (1.6–3.1 A) and thermal shutdown (150–210°C) prevent destruction during overload or cooling failure. |
| Pb-free D2PAK-3 package | RoHS-compliant surface-mount footprint with 3.5°C/W junction-to-case thermal resistance for effective heat dissipation. |
Applications
| Microprocessor Core Supply | FPGA I/O Bank Regulation |
|---|---|
Use Scenario: Powers ARM Cortex-A series CPU cores requiring tightly regulated 1.2 V or 1.8 V at up to 1.5 A with rapid load transients during burst-mode execution. IC Role / Device Role / Timing Role: Post-regulator providing final-stage DC voltage conditioning after a primary buck converter; handles high di/dt events without droop. Use Value: 1.05 V dropout allows use of 2.5 V intermediate bus, reducing upstream converter complexity and improving system efficiency by 3–5% versus higher-dropout alternatives. | Use Scenario: Supplies configurable I/O banks on Xilinx Artix-7 FPGAs where voltage must be set to 1.8 V, 2.5 V, or 3.3 V depending on interface standard (LVCMOS, SSTL, HSTL). IC Role / Device Role / Timing Role: Adjustable LDO delivering programmable rail voltage; referenced to local ground plane to minimize noise coupling into high-speed SERDES lanes. Use Value: ±1% reference accuracy ensures setup/hold timing margins remain intact across temperature, preventing bit errors in 1 Gbps parallel interfaces. |
| Industrial PLC Analog Input Module | Medical Sensor Signal Conditioning |
Use Scenario: Provides clean 5.0 V bias for 24-bit delta-sigma ADCs in programmable logic controller analog input cards operating in noisy factory environments. IC Role / Device Role / Timing Role: Low-noise post-regulator rejecting 120 Hz ripple from upstream SMPS; output filtered with 22 µF tantalum + 100 nF ceramic network. Use Value: 80 dB ripple rejection eliminates need for additional LC filtering, saving board space and avoiding resonance issues in compact DIN-rail enclosures. | Use Scenario: Powers ultra-low-noise instrumentation amplifiers and precision voltage references in portable ECG front-end circuits requiring <10 µV RMS noise. IC Role / Device Role / Timing Role: Low-ESR-stable LDO supplying analog signal chain; placed adjacent to sensor ICs to minimize trace inductance and ground bounce. Use Value: Fast transient response (<10 µs recovery) prevents amplifier saturation during electrode contact glitches, maintaining diagnostic waveform fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1086CM-ADJ | Pin-compatible but higher 1.3 V typical dropout at 1.5 A; ±2% reference accuracy; no Pb-free option in D2PAK. | Less suitable for sub-2.5 V output rails; wider reference tolerance increases risk of margin violations in precision ADC references. | Select only if legacy LT1086 footprint reuse is mandatory and 0.25 V higher dropout is acceptable. |
| TLV1117-ADJ | Lower 1.2 A output current; 1.2 V typical dropout; SOT-223 only; 1.25 V reference ±2%. | Cannot support 1.5 A microprocessor loads; unsuitable for high-power FPGA I/O banks or industrial ADC biasing. | Choose only for cost-sensitive, low-current applications where thermal performance is secondary. |
Compared with LT1086CM-ADJ and TLV1117-ADJ, the NCP1086D2T-ADJG delivers superior current capability, tighter reference accuracy, and lower dropout in a thermally optimized D2PAK-3 package - making it the preferred choice for high-reliability, high-current linear regulation where thermal management and voltage precision are non-negotiable.
Availability
NCP1086D2T-ADJG is available at Aetrix Electronics and suitable for microprocessor core supplies, FPGA I/O bank regulation, industrial PLC analog input modules, and medical sensor signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NCP1086D2T-ADJG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and medical markets.
The NCP1086D2T-ADJG belongs to onsemi's high-current linear regulator product line, engineered specifically for post-regulation in compute-intensive embedded systems where low dropout, fast transient response, and robust thermal protection are essential.
FAQ
What is the maximum input-to-output voltage differential allowed for the NCP1086D2T-ADJG?
The NCP1086D2T-ADJG has an absolute maximum VIN–VOUT rating of 7.0 V. Exceeding this differential - even momentarily during startup or short-circuit events - risks immediate device failure due to safe operating area violation. Designers must ensure the input supply ramp-up profile and any external clamping circuits maintain this limit under all conditions, including fault states.
How does the adjust pin current affect output voltage accuracy in the NCP1086D2T-ADJG?
The NCP1086D2T-ADJG adjust pin draws 50–100 µA, which flows through the lower resistor (R2) of the external voltage divider. This introduces an error term (IAdj × R2) into the output voltage equation VOUT = 1.254 × (1 + R1/R2) + IAdj × R2. For 1% overall accuracy, R2 must be selected so this error remains <±6.25 mV - typically requiring R2 ≤ 62.5 kΩ at 100 µA.
Can the NCP1086D2T-ADJG be used without an output capacitor?
No, the NCP1086D2T-ADJG requires a minimum 22 µF tantalum output capacitor for loop stability, as confirmed in the datasheet's Stability Considerations section. Omitting or undersizing this capacitor causes oscillation, excessive output ripple, and potential thermal runaway. Ceramic capacitors alone are insufficient due to near-zero ESR; a hybrid network (tantalum + ceramic) is recommended for high-dV/dt loads.
What thermal considerations apply when mounting the NCP1086D2T-ADJG on a PCB?
The NCP1086D2T-ADJG's D2PAK-3 case is electrically connected to VOUT, so thermal pads must be isolated from ground planes using dielectric material. With RJC = 3.5°C/W, a 10°C/W heatsink achieves ~75°C junction rise at 1.5 A with 25°C ambient. Thermal compound is mandatory; soldering the thermal pad to a large copper pour improves RJA from 50°C/W to ~25°C/W in typical layouts.
Is the NCP1086D2T-ADJG pin-compatible with other regulators in the same family?
Yes, the NCP1086D2T-ADJG is pin-compatible with the LT1086 family in D2PAK-3, TO-220-3, and SOT-223 packages, as explicitly stated in the datasheet. However, its lower 1.05 V typical dropout and tighter ±1% reference accuracy differentiate it functionally - meaning while PCB layout can be reused, performance validation for dropout margin and output tolerance is required.
NCP1086D2T-ADJG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-4, D2PAK (3 Leads + Tab), TO-263AA
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 1.25V
- Voltage - Output (Max):
- 5.5V
- Voltage Dropout (Max):
- 1.4V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-3
NCP1086D2T-ADJG FAQ
1.How can I place an order for NCP1086D2T-ADJG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP1086D2T-ADJG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP1086D2T-ADJG reliable?
The price and inventory of NCP1086D2T-ADJG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP1086D2T-ADJG is usually 5 days.
3.What payment methods are accepted for NCP1086D2T-ADJG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP1086D2T-ADJG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP1086D2T-ADJG?
NCP1086D2T-ADJG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP1086D2T-ADJG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP1086D2T-ADJG?
For technical support, including NCP1086D2T-ADJG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP1086D2T-ADJG requirements.
6.How does Aetrix verify that NCP1086D2T-ADJG is sourced from the original manufacturer or authorized distributors?
All NCP1086D2T-ADJG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP1086D2T-ADJG meets industry standards.
7.What is the process for return or replacement of NCP1086D2T-ADJG?
All NCP1086D2T-ADJG units undergo pre-shipment inspection (PSI). If there is an issue with NCP1086D2T-ADJG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP1086D2T-ADJG part is unused and in its original packaging.
Return procedure for NCP1086D2T-ADJG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP1086D2T-ADJG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
