onsemi NCP112D
- Part No.:
- NCP112D
- Manufacturer:
- onsemi
- Category:
- Supervisors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
NCP112D.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,783
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP112D from onsemi is a supervisory IC designed for desktop and ATX multi-output switch-mode power supply monitoring. It provides simultaneous over/undervoltage protection for 3.3 V, 5.0 V, and 12 V rails, features a 2.5 V precision voltage reference with 20 mA sourcing capability, supports programmable delays via external 100 nF capacitors, and delivers fault and power-good outputs compliant with ATX specifications.
For engineers reviewing the NCP112D datasheet, pinout, applications, or equivalent options, this device is selected for precise rail supervision in PC power supplies where timing-controlled fault latching, remote reset sequencing, and hysteresis-stabilized threshold detection are required.
Technical Context
The NCP112D integrates three independent UV/OV comparators with built-in hysteresis (e.g., 40 mV for 3.3 V OV, 100 mV for 3.3 V UV), a dedicated adjustable OVP input (ADJ, 1.28 V threshold), and logic-controlled fault latching with 100 µs delay to reject transient spikes. Its internal 2.5 V reference feeds external circuitry and enables accurate threshold setting without external components.
It implements three user-programmable RC timing functions-undervoltage blanking (CTUV), remote on/off delay (CTREMOTE), and power-good assertion (CTPG)-all linearly scaled by capacitor value and driven by internal current sources. The FAULT output sinks ≥20 mA, while PGO is open-collector with 30 mA capability and 0.4 V saturation at 20 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 16 V - Operates across wide input range, compatible with 5 V standby and auxiliary rails. |
| 3.3 V OV Threshold | 4.0 V typical - Matches ATX 3.3 V ±5% tolerance; 40 mV hysteresis prevents chatter near trip point. |
| 5 V UV Threshold | 4.0 V typical - Ensures reliable brown-out detection before system instability occurs. |
| VREF Output | 2.50 V ±0.04 V @ 1 mA - Precision reference used for external comparator biasing or calibration. |
| FAULT Sink Current | ≥20 mA - Directly drives PWM shutdown inputs without external buffer in standard ATX designs. |
| PGO Delay Range | 100–500 ms with 100 nF - Configurable power-good assertion window aligns with PSU stabilization time. |
| Operating Temp | −40°C to +125°C - Supports industrial-grade PSU operation including high-ambient server environments. |
Pinout & Package
Package: SOIC-14 (Case 751A), Pb-free, surface-mount. Dimensions: 8.75 mm × 4.00 mm × 1.75 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VS33 (Pin 1) | 3.3 V Sense Input | Dedicated comparator input for 3.3 V rail monitoring; includes 100 mV hysteresis and ATX-compliant thresholds. |
| VS5 (Pin 2) | 5.0 V Sense Input | Independent 5 V OV/UV detection path; threshold set internally at 3.7 V (UV) / 5.8 V (OV) typical. |
| VS12 (Pin 3) | 12 V Sense Input | High-voltage sense input with 9.2 V (UV) / 13.4 V (OV) thresholds; supports full ATX 12 V tolerance band. |
| ADJ (Pin 4) | Adjustable OVP Input | Additional OVP channel with 1.28 V threshold; logically ORed with main OV detectors for fault latching. |
| PGI (Pin 5) | Power Good Input | External logic signal input (e.g., thermal shutdown flag); forces PGO low if below 1.28 V, overriding rail status. |
| CTUV (Pin 6) | UV Blanking Timing Cap | Connects to 100 nF capacitor to delay undervoltage reporting during power-up, preventing false faults. |
| GND (Pin 7) | Ground Reference | Analog and digital ground return; must be low-impedance connection to avoid threshold shift. |
| VREF (Pin 8) | Voltage Reference Output | Stable 2.5 V source capable of supplying 20 mA; used for external circuit biasing or calibration references. |
| REMOTE (Pin 9) | Remote Reset Input | Active-low reset control with internal 3.4 V pull-up; initiates latch reset after fault condition clears. |
| CTREMOTE (Pin 10) | Remote Delay Timing Cap | Configures remote on/off pulse width (35–60 ms with 100 nF); ensures sufficient reset duration for PWM recovery. |
| CTPG (Pin 11) | Power Good Timing Cap | Sets PGO assertion delay (100–500 ms with 100 nF); synchronizes motherboard boot with PSU stabilization. |
| PGO (Pin 12) | Power Good Output | Open-collector output active-high when all monitored rails and PGI are valid; sinks up to 30 mA. |
| FAULT (Pin 13) | Fault Output | Active-high open-collector fault signal; asserts within 100 µs of OV/UV event and latches until REMOTE reset. |
| VCC (Pin 14) | Power Supply Input | Primary supply input (4.5–16 V); powers internal circuitry and reference; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-rail OV/UV monitoring | Simultaneous 3.3 V/5 V/12 V supervision with ATX-compliant thresholds and per-rail hysteresis. |
| Programmable timing with 100 nF caps | Eliminates need for precision timing resistors; uses low-cost ceramic capacitors for UV blanking, remote delay, and PGO assertion. |
| 2.5 V precision reference | 20 mA sourcing capability enables direct driving of external comparators or ADC references without buffering. |
| Logic-controlled fault latching | Latches FAULT high on first OV/UV event and holds until REMOTE pin is pulsed low-ensures reliable system shutdown. |
| PGI override function | Allows external signals (e.g., thermal fault) to force PGO low independently of rail voltages-supports system-level safety interlocks. |
Applications
| ATX Desktop Power Supplies | Server PSU Supervision |
|---|---|
|
Use Scenario: Monitoring 3.3 V, 5 V, and 12 V outputs in an ATX-compliant desktop PSU with auxiliary 5 V standby rail. IC Role / Device Role / Timing Role: Central supervisory controller that asserts FAULT to disable primary PWM and PGO to enable motherboard boot sequence. Use Value: Ensures compliance with ATX specification timing windows (e.g., PGO delay ≥100 ms) and eliminates false trips via hysteresis and blanking. |
Use Scenario: Multi-output server PSU requiring redundant fault signaling and thermal interlock integration via PGI. IC Role / Device Role / Timing Role: Fault coordinator that combines rail monitoring, remote reset, and external safety inputs into unified FAULT/PGO outputs. Use Value: Enables fail-safe shutdown using FAULT sink current (≥20 mA) directly into PWM enable pins without level-shifting. |
| Industrial Embedded PSUs | Multi-Rail DC-DC Systems |
|
Use Scenario: 24 V input industrial PSU generating isolated 3.3 V, 5 V, and 12 V outputs for PLC or HMI applications. IC Role / Device Role / Timing Role: System-level supervisor providing rail integrity verification and sequenced power-good signaling to FPGA or microcontroller. Use Value: Wide operating temperature (−40°C to +125°C) and robust ESD protection (2 kV HBM) ensure reliability in harsh environments. |
Use Scenario: Custom multi-output DC-DC converter board where ADJ pin monitors auxiliary 24 V or −12 V rail beyond standard ATX voltages. IC Role / Device Role / Timing Role: Expandable supervisor using ADJ as fourth OV channel with same hysteresis and fault delay behavior as main rails. Use Value: Leverages existing NCP112D footprint and timing architecture to add supervision without redesigning control logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL331IDR | Single comparator only; no integrated triple-rail monitoring, no PGO/FAULT logic, no timing capacitors. | Requires external circuitry for multi-rail supervision; lacks ATX-specific timing and latching behavior. | Only suitable for custom discrete supervision where cost is critical and full NCP112D functionality is unnecessary. |
| TSM112DR | Legacy predecessor; identical pinout but lower accuracy (±2% vs ±1.6% on OV thresholds), no ADJ input, no PGI override. | Cannot support additional safety interlocks or fourth-rail monitoring; lacks modern hysteresis and blanking features. | Valid drop-in replacement only if legacy design validation exists; not recommended for new designs due to reduced feature set. |
Compared with TL331IDR and TSM112DR, the NCP112D delivers integrated triple-rail supervision with programmable delays, PGI override, and ADJ expansion-enabling single-chip ATX compliance without external logic or timing components.
Availability
NCP112D is available at Aetrix Electronics and suitable for ATX desktop power supplies, server PSUs, and industrial embedded power systems requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP112D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, and intelligent edge applications.
The NCP112D belongs to onsemi's power management supervisory IC product line, engineered specifically for reliable, standards-compliant monitoring of multi-output switch-mode power supplies in computing and industrial infrastructure.
FAQ
What is the primary function of the NCP112D in a power supply design?
The NCP112D serves as a dedicated supervisory IC that continuously monitors the 3.3 V, 5 V, and 12 V output rails of a switch-mode power supply. It detects overvoltage and undervoltage conditions, asserts a FAULT signal to disable the PWM controller, and generates a timed PGO signal to indicate stable operation. Its integrated timing capacitors, hysteresis, and logic functions make it ideal for ATX-compliant systems without requiring external supervision circuitry.
Does the NCP112D support Pb-free manufacturing and RoHS compliance?
Yes, the NCP112D is explicitly marked as a Pb-free device in its ordering code (NCP112DR2G) and meets RoHS requirements. The datasheet confirms "This is a Pb−Free Device" and specifies Pb-free plating for the SOIC-14 package. All thermal and electrical ratings-including maximum junction temperature of +150°C and storage range up to +150°C-are validated for the Pb-free construction.
How does the ADJ pin on the NCP112D extend its supervision capability?
The ADJ pin on the NCP112D provides a fourth overvoltage monitoring channel with a fixed 1.28 V threshold and hysteresis. It is logically ORed with the main OV detectors, so any fault on ADJ triggers the same FAULT output and latching behavior as the primary rails. This allows designers to monitor auxiliary rails (e.g., 24 V, −12 V, or 5 VSB) or external signals like thermal shutdown flags without modifying the core supervision architecture.
Can the NCP112D replace the TSM112 in existing designs?
Yes, the NCP112D is explicitly positioned as an enhanced replacement for the TSM112, with identical SOIC-14 pinout and backward-compatible timing behavior. Key improvements include the ADJ input, PGI override, tighter voltage thresholds (±1.6% vs ±2%), and improved hysteresis. No PCB changes are required, but designers should verify timing capacitor values and update firmware logic if leveraging new features like PGI control.
What is the role of the CTUV, CTPG, and CTREMOTE capacitors in the NCP112D circuit?
These three external capacitors configure critical timing functions: CTUV sets the undervoltage blanking delay during power-up (100–500 ms with 100 nF), CTPG sets the power-good assertion delay (same range), and CTREMOTE sets the remote on/off pulse width (35–60 ms). All use internal current sources for linear, predictable timing-eliminating resistor tolerances and enabling low-cost 100 nF ceramic capacitors instead of precision timing networks.
NCP112D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 3.3V, 5V, 12V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
NCP112D FAQ
1.How can I place an order for NCP112D through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP112D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP112D reliable?
The price and inventory of NCP112D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP112D is usually 5 days.
3.What payment methods are accepted for NCP112D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP112D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP112D?
NCP112D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP112D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP112D?
For technical support, including NCP112D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP112D requirements.
6.How does Aetrix verify that NCP112D is sourced from the original manufacturer or authorized distributors?
All NCP112D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP112D meets industry standards.
7.What is the process for return or replacement of NCP112D?
All NCP112D units undergo pre-shipment inspection (PSI). If there is an issue with NCP112D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP112D part is unused and in its original packaging.
Return procedure for NCP112D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP112D Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

