onsemi NCP112PG
- Part No.:
- NCP112PG
- Manufacturer:
- onsemi
- Category:
- Supervisors
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
NCP112PG.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP112PG from onsemi is a supervisory IC designed for desktop ATX power supply monitoring, providing simultaneous overvoltage and undervoltage protection for 3.3 V, 5.0 V, and 12 V outputs with 40–130 mV hysteresis, programmable blanking and delay timing via external 100 nF capacitors, and a precision 2.5 V reference output sourcing up to 20 mA - deployed in multi-output switch-mode PSUs to enable system controller fault reporting and power sequencing.
For engineers reviewing the NCP112PG datasheet, pinout, applications, or equivalent options, key selection considerations include its triple-rail voltage monitoring capability, remote on/off control with adjustable delay, fault latching behavior, and compatibility with standard ATX power-good signaling requirements.
Technical Context
The NCP112PG integrates independent UV/OV comparators for three fixed rails (3.3 V, 5 V, 12 V), each with internal 1.28 V threshold references and user-adjustable hysteresis; it also includes a fourth adjustable OVP input (ADJ) logically ORed into the fault path with 100 µs delay filtering. All sense inputs feature built-in hysteresis to prevent chatter during threshold crossings.
Its timing architecture relies on internal current sources charging external capacitors (CTUV, CTPG, CTREMOTE) to generate programmable delays: undervoltage blanking at power-up (100–500 ms), power-good assertion (100–500 ms), and remote on/off response (35–60 ms). The FAULT output latches after 100 µs of detected overvoltage, while PGO remains active-high only when all monitored rails and PGI are valid.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 16 V - supports direct connection to 5 V standby rail without regulation. |
| 3.3 V OV Threshold | 4.0 V typical - meets ATX specification for +3.3 V rail overvoltage detection. |
| 5 V UV Threshold | 4.0 V typical - ensures reliable shutdown before 5 V rail drops below CPU/memory minimums. |
| 12 V OV Hysteresis | 130 mV - prevents oscillation during transient spikes near 14.2 V limit. |
| VREF Output | 2.50 V ±0.04 V at 1 mA - stable reference for external comparator biasing or ADC calibration. |
| FAULT Sink Current | 20 mA - directly drives PWM controller enable/disable pins without external buffer. |
| PGO Delay Range | 100–500 ms with 100 nF capacitor - configurable power-good assertion timing to match PSU stabilization. |
Pinout & Package
Package: PDIP-14 (Case 646, Pb-free), 18.16 mm × 6.10 mm × 3.69 mm body, through-hole mounting compatible with legacy ATX PSU designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VS33 (Pin 1) | 3.3 V Sense Input | Monitors +3.3 V rail; triggers OV/UV fault if voltage deviates beyond 4.0 V / 2.5 V thresholds. |
| VS5 (Pin 2) | 5.0 V Sense Input | Monitors +5 V rail; asserts fault at >6.1 V or <4.0 V with 100 mV hysteresis. |
| VS12 (Pin 3) | 12 V Sense Input | Monitors +12 V rail; fault triggered above 14.2 V or below 10 V, 130 mV hysteresis. |
| ADJ (Pin 4) | Adjustable OVP Input | User-defined overvoltage monitor with 1.28 V threshold; fault latched after 100 µs. |
| PGI (Pin 5) | Power Good Input | External logic signal (e.g., thermal shutdown); forces PGO low if <1.28 V. |
| CTUV (Pin 6) | UV Blanking Timing Capacitor | 100 nF sets 100–500 ms blanking window to suppress false UV during power-up ramp. |
| GND (Pin 7) | Ground Reference | Common return for all analog and digital circuitry; requires low-impedance PCB plane. |
| VREF (Pin 8) | Voltage Reference Output | 2.5 V ±1.6% precision source; supplies 20 mA for external circuit biasing. |
| REMOTE (Pin 9) | Remote On/Off Control | Active-low reset input; internally pulled up to 3.4 V; initiates latch reset on falling edge. |
| CTREMOTE (Pin 10) | Remote Delay Timing Capacitor | 100 nF sets 35–60 ms on/off pulse width to ensure reliable PWM controller reset. |
| CTPG (Pin 11) | Power Good Delay Capacitor | 100 nF configures 100–500 ms delay before asserting PGO high after stable conditions. |
| PGO (Pin 12) | Power Good Output | Open-collector, active-high signal indicating all monitored rails meet ATX specs. |
| FAULT (Pin 13) | Fault Output | Open-collector, active-high latched fault signal driving primary PWM disable pin. |
| VCC (Pin 14) | Power Supply Input | Accepts 4.5–16 V; powers internal circuitry and enables VREF output. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-rail voltage supervision | Simultaneous monitoring of 3.3 V, 5 V, and 12 V outputs per ATX spec with independent thresholds and hysteresis. |
| Programmable timing with 100 nF caps | Eliminates need for precision timing resistors; supports low-cost ceramic capacitors for UV blanking, PGO, and REMOTE delays. |
| Latched FAULT output | Holds active state until cleared by REMOTE pin low pulse, ensuring persistent fault signaling to PWM controller. |
| 2.5 V precision reference | Stable 2.50 V ±0.04 V output with 20 mA sourcing capability - usable as ADC reference or comparator bias without external components. |
| Adjustable ADJ OVP input | Extends supervision to fourth rail or auxiliary condition (e.g., fan failure, temperature) with same 1.28 V threshold and fault delay. |
Applications
| ATX Desktop Power Supplies | Industrial Multi-Output PSUs |
|---|---|
|
Use Scenario: Monitoring +3.3 V, +5 V, and +12 V outputs in ATX-compliant PC power supplies to ensure compliance with Intel ATX12V specifications. IC Role / Device Role / Timing Role: Central supervisory controller that asserts FAULT to disable main PWM and holds PGO low until all rails stabilize within tolerance. Use Value: Prevents motherboard damage from out-of-spec voltages by enabling immediate shutdown before downstream ICs experience overstress. |
Use Scenario: Supervising redundant 5 V and 12 V outputs in industrial PLC power modules where rail redundancy and fault isolation are critical. IC Role / Device Role / Timing Role: Fault coordinator that combines multiple rail status signals and external PGI (e.g., overtemperature) into single FAULT and PGO outputs. Use Value: Enables deterministic power sequencing and fail-safe shutdown without requiring custom logic or microcontroller intervention. |
| Embedded System Power Management | Server PSU Health Monitoring |
|
Use Scenario: Integrating into compact embedded computing platforms (e.g., COM Express carriers) needing reliable power-good signaling and rail margining. IC Role / Device Role / Timing Role: Standalone supervisor providing PGO assertion delay (via CTPG) matched to FPGA/CPU power-up timing requirements. Use Value: Eliminates need for discrete comparators and RC networks, reducing BOM count and layout area while improving threshold accuracy. |
Use Scenario: Deployed in hot-swap capable server PSUs to monitor auxiliary rails (e.g., +3.3 VSB) and coordinate with system management controllers via PGI/FAULT. IC Role / Device Role / Timing Role: Fault aggregator feeding centralized health monitoring; ADJ pin used for secondary OVP on +5 V standby rail. Use Value: Supports predictive maintenance by latching faults and enabling remote reset via REMOTE pin under BMC control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL3127CDR | Single 5 V supervisor with fixed 4.63 V reset threshold; no multi-rail support, no adjustable delays, no VREF output. | Limited to basic 5 V-only systems; lacks PGI, ADJ, and remote control features required for ATX compliance. | Select only for cost-sensitive, single-rail embedded applications where full ATX supervision is unnecessary. |
| MAX6816EPA+ | Quad-voltage supervisor with 2.5 V, 3.3 V, 5 V, and adjustable thresholds; higher quiescent current (15 µA vs. 3 mA typical), no integrated VREF. | Supports wider voltage ranges but lacks programmable blanking and remote on/off delay timing architecture. | Prefer when monitoring non-standard rails (e.g., 1.8 V, 2.5 V) is required, but verify timing compatibility with existing PSU design. |
Compared with TL3127CDR and MAX6816EPA+, the NCP112PG uniquely delivers ATX-specific triple-rail supervision with integrated timing capacitor interfaces, latched fault signaling, and a 2.5 V reference - making it irreplaceable in desktop and server PSU designs requiring strict compliance and minimal external components.
Availability
NCP112PG is available at Aetrix Electronics and suitable for ATX desktop power supplies, industrial multi-output PSUs, and embedded computing platforms requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP112PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP112PG belongs to onsemi's power supply supervision product line, engineered specifically for ATX-compliant desktop and server power supplies requiring precise, multi-rail voltage monitoring and fault coordination.
FAQ
What is the function of the ADJ pin on the NCP112PG?
The ADJ pin on the NCP112PG serves as an additional overvoltage protection input with a fixed 1.28 V threshold. When the voltage at this pin falls below 1.28 V, it triggers the FAULT output, and its signal is logically ORed with the main rail OV detectors. This allows monitoring of auxiliary conditions such as fan failure or temperature sensor output, extending supervision beyond the three primary rails. The NCP112PG uses the same 100 µs fault delay on ADJ as on VS33/VS5/VS12.
How does the NCP112PG handle undervoltage detection during power-up?
The NCP112PG avoids false undervoltage assertions during startup using the CTUV capacitor on Pin 6, which sets a programmable blanking delay of 100–500 ms. During this interval, the UV comparators are disabled, allowing the 3.3 V, 5 V, and 12 V rails to stabilize before supervision begins. This behavior is confirmed in the Electrical Characteristics table (TUV parameter) and functional description section of the NCP112PG datasheet.
Can the NCP112PG be used in place of the TSM112?
Yes - the NCP112PG is explicitly documented as an enhanced replacement for the TSM112, offering identical pinout, improved hysteresis performance, Pb-free packaging, and optimized timing capacitor compatibility. It maintains full functional and electrical compatibility while adding tighter voltage reference accuracy (±1.6% vs. ±2%) and extended operating temperature range (−40°C to +125°C ambient).
What is the maximum sink current capability of the FAULT output on the NCP112PG?
The FAULT output on the NCP112PG is rated for 20 mA sink current at VCC = 5 V, with a saturation voltage of ≤0.4 V at that load. This allows direct interfacing with standard PWM controller enable/disable inputs without external buffering. The datasheet specifies IFAULT = 20 mA (min) and VFAULTsat ≤ 0.4 V (max) under 20 mA load, confirming robust drive strength for industrial-grade controllers.
Does the NCP112PG require external components to operate?
The NCP112PG requires three external 100 nF timing capacitors (CTUV, CTPG, CTREMOTE) to set undervoltage blanking, power-good delay, and remote on/off timing - all optimized for low-cost ceramic types. No external resistors or precision references are needed. The VREF output is self-stabilized and requires no bypass capacitor, and the internal pull-up on REMOTE eliminates the need for an external resistor.
NCP112PG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 3.3V, 5V, 12V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
NCP112PG FAQ
1.How can I place an order for NCP112PG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP112PG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP112PG reliable?
The price and inventory of NCP112PG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP112PG is usually 5 days.
3.What payment methods are accepted for NCP112PG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP112PG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP112PG?
NCP112PG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP112PG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP112PG?
For technical support, including NCP112PG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP112PG requirements.
6.How does Aetrix verify that NCP112PG is sourced from the original manufacturer or authorized distributors?
All NCP112PG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP112PG meets industry standards.
7.What is the process for return or replacement of NCP112PG?
All NCP112PG units undergo pre-shipment inspection (PSI). If there is an issue with NCP112PG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP112PG part is unused and in its original packaging.
Return procedure for NCP112PG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP112PG Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

