onsemi NCP120AMX080TCG
- Part No.:
- NCP120AMX080TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120AMX080TCG.pdf
- Description:
- IC REG LINEAR 0.8V 150MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,278
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120AMX080TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS supply, delivering a fixed 0.80 V output. It achieves ±1.5% output accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low bias current (80 µA typ), optimized for noise-sensitive, space-constrained portable applications such as smartphone core logic rails.
For engineers reviewing the NCP120AMX080TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), active output discharge capability, XDFN6 1.2 mm × 1.2 mm package, and PSRR of 70 dB (VIN-to-VOUT) and 80 dB (VBIAS-to-VOUT) at 1 kHz.
Technical Context
The NCP120AMX080TCG implements a dual-input VLDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, enabling stable regulation even when VIN approaches VOUT. Its NMOS topology reduces sensitivity to output capacitor ESR and improves transient response versus PMOS LDOs.
It integrates undervoltage lockout (UVLO) on VBIAS with 1.6 V threshold and 0.2 V hysteresis, thermal shutdown at 160°C (releasing at 140°C), and logic-level enable with 0.9 V high-threshold. The device supports active output discharge only in "A"-suffix variants like NCP120AMX080TCG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.80 V - precisely regulated for low-voltage processor I/O or memory interface rails. |
| Max Dropout Voltage | 75 mV at 150 mA - enables operation with VIN as low as 0.875 V, critical for battery-end-of-life support. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures system timing margin and logic compatibility across temperature. |
| Bias Current | 80 µA typical at 2.7 V - minimizes quiescent power draw in always-on bias domains. |
| PSRR @ 1 kHz | 80 dB (VBIAS-to-VOUT) - suppresses noise from shared bias rails, improving analog/RF subsystem integrity. |
| Enable Threshold | VEN(H) = 0.9 V - compatible with 1.0–1.2 V logic families without level-shifting. |
| Stable Capacitor | 1 µF ceramic - eliminates need for large, costly tantalum or polymer capacitors; simplifies layout. |
Pinout & Package
Package: XDFN6 (Case 711AT), 1.2 mm × 1.2 mm × 0.4 mm, thermally enhanced with exposed pad soldered to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output node | Delivers stable 0.80 V; connects directly to load with minimal trace inductance for noise control. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or stitching required. |
| 3 - EN | Logic-enable control input | Active-high; drives regulator ON/OFF; internal pull-down ensures safe default-off state. |
| 4 - BIAS | Bias rail supply for control circuitry | Requires 2.4–5.5 V; powers reference, error amp, and UVLO - decoupling with ≥0.1 µF ceramic mandatory. |
| 5 - GND | Analog/digital ground reference | Common return for IN, OUT, EN, BIAS; must be tied to thermal pad for thermal and noise performance. |
| 6 - IN | Main input supply to pass transistor | Accepts 0.8–5.5 V; dropout defined relative to OUT; requires ≥1 µF ceramic decoupling close to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Active Output Discharge | Integrated 150 Ω pull-down on OUT during disable - prevents floating voltage and ensures fast, controlled power-down sequencing. |
| Dual-Rail Input Architecture | Separate VIN and VBIAS inputs - isolates noise-sensitive control circuitry from noisy main supply, improving PSRR and stability. |
| Ultra-Low Bias Current | 0.5 µA typical in shutdown - extends battery life in standby modes without external bias-switching circuitry. |
| Monotonic Start-up | Controlled VOUT ramp - eliminates inrush current spikes that could destabilize upstream DC/DC converters or cause brown-out. |
| Thermal Shutdown Protection | 160°C trip / 140°C release - autonomous recovery after overheating, preventing permanent damage during transient overload or poor PCB heatsinking. |
Applications
| Smartphone Application Processor Core Rail | Low-Power IoT Sensor Node Power |
|---|---|
Use Scenario: Supplying 0.80 V core voltage to ARM Cortex-A series processors under dynamic DVFS scaling. IC Role / Device Role / Timing Role: Primary post-regulator converting switched-mode 1.2 V intermediate rail to precise 0.80 V core supply. Use Value: 75 mV dropout enables >93% efficiency at end-of-battery (3.2 V → 0.80 V), while 40 µVRMS output noise prevents timing jitter in high-speed CPU clock paths. | Use Scenario: Powering ultra-low-power microcontrollers (e.g., Nordic nRF52840) and MEMS sensors in battery-operated edge nodes. IC Role / Device Role / Timing Role: Always-on LDO supplying real-time clock, wake-up comparator, and sensor interface circuits. Use Value: 0.5 µA shutdown current extends 10-year battery life; active discharge ensures clean reset between sleep cycles without external FET. |
| High-Speed Memory Interface (LPDDR4 I/O) | Wearable Display Backlight Driver Bias |
Use Scenario: Regulating 0.80 V I/O supply for LPDDR4 memory chips in compact tablets and foldables. IC Role / Device Role / Timing Role: Low-noise, high-PSRR local regulator placed adjacent to memory package to suppress switching noise. Use Value: 80 dB VBIAS-to-VOUT PSRR rejects noise from shared 3.3 V bias rail, maintaining signal integrity on 3200 MT/s data buses. | Use Scenario: Providing stable 0.80 V bias to white LED driver ICs in smartwatch OLED displays. IC Role / Device Role / Timing Role: Precision reference rail for current-sense amplifier and PWM comparator in boost-based LED drivers. Use Value: ±1.5% output accuracy ensures consistent LED brightness across temperature; 1 µF ceramic stability allows integration into tight display module layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP120BMX080TCG | No active output discharge; same pinout, package, and electrical specs otherwise. | Used where fast VOUT discharge is unnecessary (e.g., non-sequenced systems). | Select NCP120BMX080TCG if board-level discharge is handled externally or not required. |
| TPL7407LDR | 700 mA output, 150 mV dropout, no VBIAS rail, 1.2–5.5 V input range. | Higher current, single-rail design; lacks VBIAS isolation and 80 dB PSRR. | Choose TPL7407LDR only when >150 mA load or simplified single-supply bias is needed - not drop-in compatible. |
Compared with NCP120BMX080TCG and TPL7407LDR, the NCP120AMX080TCG uniquely combines 0.80 V fixed output, active discharge, dual-rail noise isolation, and sub-100 mV dropout in a 1.2 mm² footprint - making it optimal for sequenced, noise-critical, space-constrained mobile SoC power domains.
Availability
NCP120AMX080TCG is available at Aetrix Electronics and suitable for smartphone application processors, LPDDR4 I/O rails, and wearable sensor node power requiring stable component supply, full RoHS compliance, and guaranteed long-term availability in XDFN6 packaging.
Supply support for NCP120AMX080TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensing technologies.
The NCP120 product line delivers ultra-low-noise, dual-rail VLDO regulators specifically engineered for post-regulation in battery-powered mobile and portable devices where precision, size, and power integrity are critical.
FAQ
What is the maximum input voltage for the NCP120AMX080TCG?
The NCP120AMX080TCG supports an absolute maximum input voltage (VIN) of 6 V per its Absolute Maximum Ratings table. However, for reliable operation within specifications, the recommended operating VIN range is 0.8 V to 5.5 V - with minimum VIN determined by dropout: VIN ≥ 0.80 V + 75 mV = 0.875 V at 150 mA load. Exceeding 6 V risks permanent damage.
Does the NCP120AMX080TCG require external capacitors, and what values are recommended?
Yes, the NCP120AMX080TCG requires three external ceramic capacitors: 1 µF on IN, ≥0.1 µF on BIAS, and 1 µF on OUT (effective capacitance). These values ensure stability, noise suppression, and proper startup behavior. All capacitors must be placed as close as possible to their respective pins using direct copper connections - vias or long traces degrade performance and may cause oscillation.
How does the active output discharge function work in the NCP120AMX080TCG?
The NCP120AMX080TCG integrates an internal 150 Ω pull-down resistor between OUT and GND that activates automatically when the EN pin is driven low. This discharges the output capacitor rapidly, preventing residual voltage from interfering with system reset sequencing or causing latch-up in downstream logic. This feature is exclusive to "A"-suffix variants and is absent in "B"-suffix parts like NCP120BMX080TCG.
What is the purpose of the separate BIAS pin on the NCP120AMX080TCG?
The BIAS pin supplies power exclusively to the NCP120AMX080TCG's internal reference, error amplifier, and control circuitry - independent of the main IN rail. This separation enables high PSRR (80 dB) against noise on the bias source, allows optimization of control-loop stability regardless of IN rail quality, and permits use of cleaner, higher-voltage rails (e.g., 3.3 V) to power sensitive analog blocks while regulating low-noise 0.80 V from a noisier, lower-voltage source.
Is the NCP120AMX080TCG RoHS compliant and lead-free?
Yes, the NCP120AMX080TCG is fully RoHS compliant and Pb-free, halogen-free, and BFR-free as stated in its datasheet features list and ordering information. It uses XDFN6 (Case 711AT) packaging with lead-free matte tin terminations, qualified per JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1), and suitable for standard reflow soldering profiles.
NCP120AMX080TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120AMX080TCG FAQ
1.How can I place an order for NCP120AMX080TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120AMX080TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120AMX080TCG reliable?
The price and inventory of NCP120AMX080TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120AMX080TCG is usually 5 days.
3.What payment methods are accepted for NCP120AMX080TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120AMX080TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120AMX080TCG?
NCP120AMX080TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120AMX080TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120AMX080TCG?
For technical support, including NCP120AMX080TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120AMX080TCG requirements.
6.How does Aetrix verify that NCP120AMX080TCG is sourced from the original manufacturer or authorized distributors?
All NCP120AMX080TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120AMX080TCG meets industry standards.
7.What is the process for return or replacement of NCP120AMX080TCG?
All NCP120AMX080TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120AMX080TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120AMX080TCG part is unused and in its original packaging.
Return procedure for NCP120AMX080TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120AMX080TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

