My Inquiry
My Account
onsemi NCP120AMX115TCG
- Part No.:
- NCP120AMX115TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120AMX115TCG.pdf
- Description:
- IC REG LINEAR 1.15V 150MA 6XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120AMX115TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering a fixed 1.15 V output. It achieves ±1.5% accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low 80 µA typical bias current - optimized for noise-sensitive, space-constrained portable electronics requiring stable low-voltage biasing.
For engineers reviewing the NCP120AMX115TCG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail operation (VIN/VBIAS), active output discharge capability, XDFN6 thermal performance, and compatibility with 1 µF ceramic output capacitors in battery-powered I/O and core rail post-regulation.
Technical Context
The NCP120AMX115TCG implements a dual-input NMOS-based LDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, enabling independent optimization of power path and bias stability. Its under-voltage lockout (UVLO) on VBIAS ensures reliable startup only when bias exceeds 2.4 V, with 0.2 V hysteresis.
It features monotonic start-up with controlled slew rate to limit inrush current, integrated thermal shutdown (160°C trip, 140°C recovery), and current limiting (200–600 mA). The active output discharge function - present only in "A"-suffix variants like NCP120AMX115TCG - pulls VOUT to GND during disable via a 150 Ω internal FET when EN is low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.15 V - precisely trimmed and stable across temperature and load for core logic or I/O rail regulation. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures consistent voltage margining for 1.2 V nominal systems operating near minimum spec. |
| Max Dropout (VIN−VOUT) | 75 mV at 150 mA - enables regulation from as low as 1.225 V input, critical for Li-ion battery discharge tail-end operation. |
| Bias Input Current | 80 µA typical at 2.7 V - minimizes parasitic drain on auxiliary bias rails in always-on subsystems. |
| PSRR (VIN→VOUT) | 70 dB at 1 kHz - suppresses switching noise from upstream DC/DC converters feeding VIN. |
| PSRR (VBIAS→VOUT) | 80 dB at 1 kHz - isolates output from ripple on dedicated bias supply, enhancing noise immunity in RF/analog sections. |
| Stability | Guaranteed with ≥1 µF ceramic COUT - eliminates need for bulky tantalum or electrolytic capacitors in compact layouts. |
| Thermal Resistance (RJA) | 170 °C/W (XDFN6) - requires PCB thermal pad connection to ground plane to sustain full 150 mA continuous load. |
Pinout & Package
The NCP120AMX115TCG is housed in an XDFN6 package (Case 711AT): 1.2 mm × 1.2 mm × 0.4 mm, with exposed thermal pad soldered to PCB ground for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers stable 1.15 V; connects directly to load with minimal trace inductance for low-noise performance. |
| 2 - N/C | No internal connection | Unbonded pin; must remain unconnected - no routing or grounding permitted. |
| 3 - EN | Logic-enable control | Active-high (VEN(H) = 0.9 V min); enables/disables regulator and activates internal output discharge when pulled low. |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; must be ≥2.4 V and ≥(VOUT + 1.35 V) for UVLO compliance. |
| 5 - GND | Ground reference | Common return for IN, OUT, BIAS, and EN; tied to thermal pad for optimal thermal and EMI performance. |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; operates down to VOUT + 75 mV, enabling ultra-low headroom regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (VIN) from control bias (VBIAS), decoupling output stability from bias rail noise and enabling lower dropout than PMOS LDOs. |
| Active output discharge | Internal 150 Ω pull-down engages automatically when EN = low, ensuring rapid VOUT discharge to prevent floating states in sequenced power systems. |
| Ultra-low bias current | 80 µA typical (0.5 µA in shutdown) - extends battery life in always-on sensor or retention rails without compromising regulation speed. |
| Monotonic start-up | Controlled VOUT ramp limits inrush current into large downstream capacitance, avoiding system brown-out during power-on sequencing. |
| Thermal shutdown with hysteresis | Shuts down at 160°C junction temperature and re-enables at 140°C - prevents thermal runaway while allowing safe auto-recovery after transient overload. |
Applications
| Mobile Processor I/O Rail | Low-Power Camera Sensor Bias |
|---|---|
|
Use Scenario: Powering MIPI CSI-2 interface I/O banks in smartphones during active imaging mode. IC Role / Device Role / Timing Role: Post-regulator supplying clean 1.15 V to image sensor I/O pads, fed from a higher-voltage buck converter. Use Value: 70 dB PSRR at 1 kHz rejects switching noise from the upstream DC/DC, preventing image artifacts and jitter in high-speed data lanes. |
Use Scenario: Biasing analog front-end (AFE) circuitry in compact action cameras with limited PCB area. IC Role / Device Role / Timing Role: Low-noise, space-optimized LDO delivering 1.15 V to CCD/CMOS sensor analog blocks. Use Value: 40 µVRMS output noise and 1 µF ceramic stability enable high dynamic range imaging without external filtering components. |
| Wearable BLE SoC Core Supply | USB-C Port Controller Auxiliary Rail |
|
Use Scenario: Providing regulated 1.15 V to the digital core of Bluetooth LE microcontrollers in hearables. IC Role / Device Role / Timing Role: Primary low-quiescent LDO for MCU core domain, enabled via host processor GPIO. Use Value: 80 µA typical bias current and 0.5 µA shutdown current extend single-charge battery life beyond 7 days in standby mode. |
Use Scenario: Supplying VDDIO to USB-C port controller ICs (e.g., TUSB1210) in docking stations. IC Role / Device Role / Timing Role: Sequenced auxiliary rail that discharges rapidly upon port detach to meet USB PD specification timing. Use Value: Integrated active discharge (150 Ω) ensures VOUT falls below 0.4 V within 100 µs, satisfying USB-C hot-plug safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B115MR-G | 150 mA, 1.15 V fixed, SOT-25 package (2.9 × 2.8 mm), no VBIAS rail, no active discharge. | Larger footprint; lacks dual-rail noise isolation and fast discharge - suitable where board space allows and bias rail sharing is acceptable. | Select when cost sensitivity outweighs size/noise requirements and VBIAS independence is unnecessary. |
| Richtek RT9080L-115GJ6F | 200 mA, 1.15 V fixed, DFN-6 (1.5 × 1.5 mm), VBIAS-supported, but no active discharge and higher 120 mV dropout. | Higher dropout limits usable input range; larger package increases layout area; missing discharge function complicates USB-C compliance. | Choose only if higher output current (200 mA) is mandatory and thermal derating permits larger RJA. |
Compared with XC6210B115MR-G and RT9080L-115GJ6F, the NCP120AMX115TCG uniquely combines XDFN6 miniaturization, dual-rail PSRR advantage, and guaranteed active discharge - making it the only option meeting stringent size, noise, and USB-C timing requirements simultaneously.
Availability
NCP120AMX115TCG is available at Aetrix Electronics and suitable for mobile processor I/O rails, wearable BLE SoC cores, camera sensor biasing, and USB-C port controller auxiliary supplies requiring stable component supply with guaranteed long-term continuity.
Supply support for NCP120AMX115TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and edge applications.
The NCP120AMX115TCG belongs to onsemi's precision low-noise LDO family, engineered specifically for post-regulation in battery-powered portable electronics where size, efficiency, and signal integrity are critical.
FAQ
What is the exact output voltage tolerance of the NCP120AMX115TCG over temperature?
The NCP120AMX115TCG delivers ±1.5% output voltage accuracy across the full operating junction temperature range of −40°C to +85°C. At 25°C, the tighter tolerance is ±0.5%, verified by production testing. This ensures reliable operation for 1.15 V rails in consumer electronics where thermal cycling occurs during use.
Does the NCP120AMX115TCG require an external capacitor on the BIAS pin?
Yes - the NCP120AMX115TCG requires a minimum 0.1 µF ceramic capacitor between BIAS and GND, placed as close as possible to the pin. This stabilizes the internal reference and control circuitry powered by VBIAS, especially under dynamic load conditions. Omitting it risks instability or UVLO false triggering.
Is the NCP120AMX115TCG pin-compatible with other NCP120 variants such as NCP120AMX105TCG?
Yes - all NCP120AMXxxxTCG variants share identical XDFN6 pinout, package dimensions, and electrical interface. Only the marked output voltage differs (e.g., 1.05 V vs. 1.15 V). System-level design, PCB layout, and thermal management for NCP120AMX115TCG apply directly to other "A"-suffix members of the family.
How does the active output discharge function operate in the NCP120AMX115TCG?
When the EN pin is driven low, the NCP120AMX115TCG activates an internal 150 Ω pull-down FET between OUT and GND. This discharges the output capacitor rapidly - typically within 100 µs for a 1 µF load - ensuring VOUT falls below 0.4 V before downstream circuitry releases hold states, satisfying USB-C and power-sequencing safety requirements.
Can the NCP120AMX115TCG operate with input voltage equal to its 1.15 V output?
No - the NCP120AMX115TCG requires a minimum headroom: VIN must exceed VOUT by at least 37 mV (typical) and up to 75 mV (max) at 150 mA load. At 1.15 V output, VIN must be ≥1.225 V to maintain regulation. Operation at VIN = VOUT violates dropout specifications and causes output collapse.
NCP120AMX115TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.15V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120AMX115TCG FAQ
1.How can I place an order for NCP120AMX115TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120AMX115TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120AMX115TCG reliable?
The price and inventory of NCP120AMX115TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120AMX115TCG is usually 5 days.
3.What payment methods are accepted for NCP120AMX115TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120AMX115TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120AMX115TCG?
NCP120AMX115TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120AMX115TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120AMX115TCG?
For technical support, including NCP120AMX115TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120AMX115TCG requirements.
6.How does Aetrix verify that NCP120AMX115TCG is sourced from the original manufacturer or authorized distributors?
All NCP120AMX115TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120AMX115TCG meets industry standards.
7.What is the process for return or replacement of NCP120AMX115TCG?
All NCP120AMX115TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120AMX115TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120AMX115TCG part is unused and in its original packaging.
Return procedure for NCP120AMX115TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120AMX115TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
