My Inquiry
My Account
onsemi NCP120AMX120TCG
- Part No.:
- NCP120AMX120TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120AMX120TCG.pdf
- Description:
- IC REG LINEAR 1.2V 150MA 6XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,195
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120AMX120TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS supply, delivering a fixed 1.20 V output with ±1.5% accuracy over −40°C to +85°C. It achieves 75 mV max dropout at 150 mA load, draws only 80 µA typical bias current, and supports stable operation with a 1 µF ceramic output capacitor - ideal for space-constrained, noise-sensitive mobile power rails such as smartphone I/O or camera sensor biasing.
For engineers reviewing the NCP120AMX120TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), active output discharge capability, ultra-low IQ in shutdown (0.5 µA), and XDFN6 1.2 mm × 1.2 mm package compatibility with high-density portable PCB layouts.
Technical Context
The NCP120AMX120TCG implements a dual-input NMOS-based LDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, enabling independent optimization of input headroom and bias stability. Its under-voltage lockout (UVLO) on VBIAS features 1.6 V threshold with 0.2 V hysteresis, and thermal shutdown activates at 160°C with 20°C hysteresis.
This device integrates logic-level enable (VEN(H) = 0.9 V), monotonic startup control, and active output discharge - a feature exclusive to NCP120A-series variants. PSRR reaches 70 dB (VIN→VOUT) and 80 dB (VBIAS→VOUT) at 1 kHz, and output noise is specified at 40 µVRMS (10 Hz–100 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.20 V ±1.5% over −40°C to +85°C - ensures stable core voltage for low-power logic or analog sensors without external feedback. |
| Max Dropout (VIN−VOUT) | 75 mV at 150 mA - enables regulation from VIN as low as 1.275 V, critical for battery-powered systems near end-of-discharge. |
| Bias Supply Range | VBIAS = 2.4 V to 5.5 V - decouples control circuitry from noisy or drooping main rail, improving PSRR and transient immunity. |
| Quiescent Current | 80 µA typical at VBIAS = 2.7 V - minimizes standby power loss in always-on subsystems like real-time clocks or wake-up controllers. |
| Enable Threshold | VEN(H) = 0.9 V, VEN(L) = 0.4 V - compatible with 1.2 V or 1.8 V GPIOs without level-shifting, simplifying host processor interface. |
| Output Discharge | Active pull-down via internal 150 Ω switch when EN = low - prevents floating outputs and ensures fast, controlled power-down sequencing. |
| Stability | Stable with ≥1 µF ceramic COUT - eliminates need for large tantalum or electrolytic capacitors, reducing board area and cost. |
Pinout & Package
XDFN6 package (Case 711AT), 1.2 mm × 1.2 mm × 0.4 mm, with exposed thermal pad soldered to ground plane for optimal thermal performance (RJA = 170°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage node | Delivers 1.20 V to load; connects directly to ceramic output capacitor and target IC VDD pin. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or copper fill required at this pad. |
| 3 - EN | Logic-level enable control input | Drives high (>0.9 V) to activate regulator; pulled low (<0.4 V) to disable with active discharge enabled. |
| 4 - BIAS | Dedicated bias supply for internal circuitry | Supplies clean, stable voltage to reference, error amplifier, and UVLO - must be ≥2.4 V and well-decoupled (≥0.1 µF). |
| 5 - GND | Analog and power ground reference | Common return for IN, OUT, BIAS, and EN; thermal pad must be soldered to solid ground plane. |
| 6 - IN | Main input voltage supply | Feeds NMOS pass transistor; requires ≥1 µF ceramic input capacitor placed close to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (VIN→VOUT) from control bias (VBIAS), enabling lower dropout than PMOS LDOs and improved PSRR across both inputs. |
| Active output discharge | Internal 150 Ω pull-down engages automatically during shutdown, eliminating external discharge FET and ensuring rapid, predictable VOUT decay. |
| Ultra-low bias current | 80 µA typical operating current and only 0.5 µA in shutdown - extends battery life in always-on wearable or IoT edge nodes. |
| Monotonic startup | Controlled output ramp limits inrush current into downstream capacitance, preventing system brownouts during power-up. |
| High PSRR at 1 kHz | 80 dB rejection from VBIAS and 70 dB from VIN - suppresses noise coupling from switching DC/DC converters or noisy system rails. |
Applications
| Smartphone I/O Power Rail | Camera Sensor Bias Supply |
|---|---|
|
Use Scenario: Powers image signal processor (ISP) I/O banks requiring clean, stable 1.20 V in multi-rail mobile SoC designs. IC Role / Device Role / Timing Role: Post-regulator for noise-sensitive digital interfaces (MIPI CSI-2, I²C), rejecting ripple from primary buck converter. Use Value: 40 µVRMS output noise and 80 dB VBIAS PSRR prevent bit errors and frame corruption in high-speed serial links. |
Use Scenario: Supplies analog front-end (AFE) and pixel array bias for CMOS image sensors in smartphones and action cameras. IC Role / Device Role / Timing Role: Low-noise, low-dropout linear regulator providing precise 1.20 V reference to sensor analog circuits. Use Value: ±1.5% output accuracy and monotonic startup ensure consistent sensor gain calibration and eliminate image artifacts during boot. |
| Portable DVR Memory Interface | STB HDMI PHY Core Supply |
|
Use Scenario: Delivers regulated 1.20 V to LPDDR2/LPDDR3 memory I/O buffers in battery-powered digital video recorders. IC Role / Device Role / Timing Role: Local point-of-load regulator minimizing voltage droop during burst data writes to DRAM. Use Value: 75 mV dropout at 150 mA allows operation down to 1.275 V VIN - extending usable battery range by >15 minutes in 3.7 V Li-ion systems. |
Use Scenario: Powers HDMI transmitter PHY core logic in set-top boxes where EMI compliance and signal integrity are critical. IC Role / Device Role / Timing Role: Ultra-low-noise 1.20 V source for high-speed SerDes lanes, isolated from noisy digital supply domains. Use Value: Active output discharge ensures HDMI hot-plug detection signals reset cleanly during power cycling, avoiding handshake failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B122MR-G | Single-rail (VIN-only) 150 mA LDO; 1.2 V fixed; no VBIAS input or active discharge. | Lacks VBIAS isolation and output discharge - unsuitable for systems requiring independent bias control or fast power-down sequencing. | Select when board space permits larger package (SOT-25) and VBIAS separation is unnecessary. |
| Richtek RT9080L-12PUF | 150 mA single-rail LDO; 1.2 V fixed; includes active discharge but no VBIAS pin. | Provides discharge function but cannot reject noise on main input rail as effectively due to missing VBIAS PSRR advantage. | Choose if active discharge is mandatory but dual-rail noise isolation is not required. |
Compared with XC6210B122MR-G and RT9080L-12PUF, the NCP120AMX120TCG uniquely combines VBIAS-supplied control circuitry, 80 dB VBIAS PSRR, and integrated active discharge - enabling cleaner power delivery in noise-critical, battery-operated imaging and interface subsystems.
Availability
NCP120AMX120TCG is available at Aetrix Electronics and suitable for smartphone I/O power rails, camera sensor biasing, portable DVR memory interfaces, and STB HDMI PHY core supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NCP120AMX120TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP120AMX120TCG belongs to onsemi's precision low-dropout regulator product line, engineered specifically for noise-sensitive, space-constrained portable electronics requiring dual-rail operation and fast, controlled power sequencing.
FAQ
What is the maximum input voltage for the NCP120AMX120TCG?
The NCP120AMX120TCG supports an absolute maximum input voltage (VIN) of 6 V. Its recommended operating input voltage range is from VOUT + VDO (i.e., ≥1.275 V) up to 5.5 V. Exceeding 6 V may cause permanent damage, as defined in the Absolute Maximum Ratings table of the datasheet.
Does the NCP120AMX120TCG require an external resistor divider for output voltage setting?
No, the NCP120AMX120TCG is a fixed-output voltage regulator with a factory-trimmed 1.20 V output. It does not use an external feedback network - the output voltage is internally set and guaranteed within ±1.5% over temperature and load, eliminating layout complexity and component count.
Can the NCP120AMX120TCG operate with VBIAS and VIN tied together?
Yes, the NCP120AMX120TCG can operate with VBIAS and VIN shorted, but this configuration forfeits the key benefit of dual-rail architecture. When tied, VBIAS dropout becomes dominant (1.1–1.4 V), significantly increasing total headroom requirement versus using separate clean VBIAS - degrading efficiency and noise immunity.
Is the thermal pad on the NCP120AMX120TCG package required to be connected to ground?
Yes, the exposed thermal pad on the XDFN6 package of the NCP120AMX120TCG must be soldered to a PCB ground plane. This connection is essential for achieving the specified thermal resistance (RJA = 170°C/W) and preventing thermal shutdown under 150 mA load conditions.
What is the purpose of the N/C pin (Pin 2) on the NCP120AMX120TCG?
Pin 2 of the NCP120AMX120TCG is Not Connected (N/C) - it has no internal bond wire or circuit connection. It must remain electrically floating with no trace, copper pour, or solder mask opening; connecting it risks mechanical stress or unintended parasitic coupling in high-density layouts.
NCP120AMX120TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120AMX120TCG FAQ
1.How can I place an order for NCP120AMX120TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120AMX120TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120AMX120TCG reliable?
The price and inventory of NCP120AMX120TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120AMX120TCG is usually 5 days.
3.What payment methods are accepted for NCP120AMX120TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120AMX120TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120AMX120TCG?
NCP120AMX120TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120AMX120TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120AMX120TCG?
For technical support, including NCP120AMX120TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120AMX120TCG requirements.
6.How does Aetrix verify that NCP120AMX120TCG is sourced from the original manufacturer or authorized distributors?
All NCP120AMX120TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120AMX120TCG meets industry standards.
7.What is the process for return or replacement of NCP120AMX120TCG?
All NCP120AMX120TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120AMX120TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120AMX120TCG part is unused and in its original packaging.
Return procedure for NCP120AMX120TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120AMX120TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
