onsemi NCP120BMX080TCG
- Part No.:
- NCP120BMX080TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120BMX080TCG.pdf
- Description:
- IC REG LINEAR 0.8V 150MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,193
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120BMX080TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering 0.80 V fixed output at ±1.5% accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low 80 µA typical bias current - designed for noise-sensitive, space-constrained portable power rails such as smartphone core I/O or camera sensor bias supplies.
For engineers reviewing the NCP120BMX080TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), absence of active output discharge (distinguishing it from NCP120A variants), XDFN6 1.2 mm × 1.2 mm package constraints, and guaranteed stability with 1 µF ceramic output capacitance.
Technical Context
The NCP120BMX080TCG implements a dual-input NMOS-based LDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, enabling ultra-low dropout and reduced sensitivity to output capacitor ESR. Its UVLO monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis, ensuring reliable startup under varying bias conditions.
Unlike PMOS LDOs, this topology decouples loop stability from output capacitance value, allowing stable operation with only 1 µF effective ceramic capacitance. The device lacks active discharge (per ordering code "B"), distinguishing its shutdown behavior from NCP120A-series parts - output floats rather than actively pulled down when disabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.80 V ±1.5% over −40°C to +85°C - ensures precise core logic rail compliance for low-voltage SoCs |
| Max Dropout Voltage | 75 mV at 150 mA - enables regulation from VIN as low as 0.875 V, critical for battery brownout survival |
| VBIAS Range | 2.4 V to 5.5 V - allows use of higher-voltage system rails (e.g., 3.3 V or 5 V) to power internal circuitry independently |
| Bias Current | 80 µA typical at 2.7 V - minimizes quiescent power draw in always-on bias domains |
| PSRR @ 1 kHz | 80 dB (VBIAS-to-VOUT), 70 dB (VIN-to-VOUT) - suppresses noise coupling from noisy system supplies into sensitive analog rails |
| Stability | Guaranteed with ≥1 µF ceramic COUT - eliminates need for large tantalum or electrolytic capacitors in compact layouts |
| Enable Threshold | VEN(H) = 0.9 V, VEN(L) = 0.4 V - compatible with 1.2 V or 1.8 V logic-level control without level-shifting |
Pinout & Package
XDFN6 package (Case 711AT), 1.2 mm × 1.2 mm × 0.4 mm, thermal pad soldered to ground plane for 170°C/W junction-to-air thermal resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers stable 0.80 V to load; no active discharge during disable (NCP120B variant) |
| 2 - N/C | No connect | Not internally bonded - must remain unconnected per design; no routing or grounding |
| 3 - EN | Logic enable input | High >0.9 V enables regulation; low <0.4 V disables output (high-impedance float) |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO with 1.6 V threshold |
| 5 - GND | Analog/digital ground | Common return for IN, OUT, EN, BIAS; thermal pad must be soldered to PCB ground plane |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; dropout defined as VIN − VOUT ≤ 75 mV at 150 mA |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (VIN → OUT) from control power (VBIAS), enabling ultra-low dropout and high PSRR |
| Ultra-low bias current | 80 µA typical at 2.7 V - extends battery life in always-on subsystems without compromising regulation speed |
| No active output discharge | NCP120B variant leaves OUT floating during disable - avoids unintended discharge of downstream capacitance |
| 1 µF ceramic stability | Eliminates need for large, costly, or temperature-sensitive output capacitors in space-constrained designs |
| Thermal shutdown protection | Activates at 160°C junction temperature and auto-recovers at 140°C - prevents permanent damage during overload |
Applications
| Mobile Application Processor I/O Rail | Low-Voltage Image Sensor Bias |
|---|---|
Use Scenario: Powering 0.8 V I/O interfaces of application processors in smartphones during deep-sleep modes. IC Role / Device Role / Timing Role: Post-regulator supplying clean, low-noise 0.80 V from a higher intermediate rail (e.g., 1.2 V DC/DC). Use Value: 75 mV dropout preserves regulation down to 0.875 V VIN, extending usable battery range; 80 µA bias current minimizes leakage in standby. |
Use Scenario: Providing stable 0.80 V bias to CMOS image sensor analog front-end circuits. IC Role / Device Role / Timing Role: Low-noise linear regulator isolating sensor analog supply from noisy digital domains. Use Value: 80 dB PSRR at 1 kHz suppresses switching noise from nearby DC/DC converters; 1 µF ceramic compatibility simplifies layout in tight camera modules. |
| Wearable Health Monitor Core Logic | USB-C Power Delivery Interface Logic |
Use Scenario: Supplying 0.80 V to ultra-low-power microcontroller cores in hearables and fitness trackers. IC Role / Device Role / Timing Role: Primary voltage regulator for sub-1V logic domains requiring fast enable/disable control. Use Value: 150 µs turn-on time ensures rapid wake-up from sleep; EN pin compatible with 1.2 V GPIO eliminates level-shifters. |
Use Scenario: Generating 0.80 V for USB-C PD controller logic and CC line interface circuitry. IC Role / Device Role / Timing Role: Dedicated low-dropout regulator for PD protocol stack timing-critical logic. Use Value: Dual-rail architecture rejects noise from VBUS-sourced bias (e.g., 3.3 V) while maintaining tight 0.80 V output accuracy across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP120AMX080TCG | Identical specs except includes active output discharge (RDISCH = 150 Ω) during disable | Required where controlled discharge of downstream capacitance is needed to meet reset timing or power sequencing specs | Select NCP120AMX080TCG only if active discharge is explicitly required; otherwise NCP120BMX080TCG avoids unnecessary current draw during shutdown |
| TPL7407LPGEDR | 7-channel 0.4 A sink driver with integrated 0.8 V LDO; higher IQ (25 µA vs. 80 µA), no VBIAS rail, 120 mV dropout at 150 mA | Targeted at LED driver auxiliary bias, not standalone precision low-noise regulation | Choose TPL7407LPGEDR only when multi-channel sinking and integrated LDO are jointly required; NCP120BMX080TCG provides superior noise performance and lower dropout for dedicated rail use |
Compared with NCP120AMX080TCG, NCP120BMX080TCG offers simpler shutdown behavior and identical regulation performance but lacks active discharge; versus TPL7407LPGEDR, it delivers lower dropout, higher PSRR, and true dual-rail isolation - making it preferable for noise-critical, single-rail applications where board space and thermal management are constrained.
Availability
NCP120BMX080TCG is available at Aetrix Electronics and suitable for mobile processor I/O rails, image sensor bias supplies, wearable MCU cores, and USB-C PD interface logic requiring stable component supply with guaranteed long-term manufacturability and RoHS-compliant packaging.
Supply support for NCP120BMX080TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP120 series is part of onsemi's precision analog portfolio, engineered specifically for ultra-low-voltage, low-noise, space-constrained power management in portable electronics - emphasizing dropout minimization, bias efficiency, and ceramic capacitor compatibility.
FAQ
What is the key functional difference between NCP120BMX080TCG and NCP120AMX080TCG?
The NCP120BMX080TCG lacks active output discharge during disable mode, whereas the NCP120AMX080TCG includes an internal 150 Ω pull-down on the OUT pin when EN is low. This means NCP120BMX080TCG leaves the output floating upon shutdown - critical for systems where uncontrolled discharge could disrupt downstream timing or cause latch-up. All other electrical specifications, including 0.80 V output, 75 mV dropout, and 80 µA bias current, are identical between the two variants.
Can NCP120BMX080TCG operate with VIN equal to VOUT (i.e., 0.80 V input)?
No - the NCP120BMX080TCG requires minimum headroom: VIN must be at least VOUT + VDO, where VDO is up to 75 mV at 150 mA. Therefore, minimum valid VIN is 0.875 V. Attempting to operate at exactly 0.80 V will result in dropout and loss of regulation. The datasheet specifies operating input voltage range as VOUT + VDO to 5.5 V, confirming this constraint.
Is a separate VBIAS supply mandatory for NCP120BMX080TCG operation?
Yes - VBIAS is required to power internal control circuitry and must be within 2.4 V to 5.5 V. It cannot be tied to VIN unless VIN meets that range. If VIN is 0.875 V (minimum), VBIAS must be supplied separately (e.g., from a 3.3 V rail). The UVLO circuit monitors VBIAS and disables regulation if it falls below 1.6 V, making reliable VBIAS sourcing essential for robust startup and operation.
What is the maximum output capacitance supported by NCP120BMX080TCG?
The NCP120BMX080TCG is stable with output capacitance from 1 µF to 10 µF effective value - including effects of DC bias, temperature, and tolerance. Larger values (e.g., 22 µF) are not prohibited but offer no stability benefit and may increase start-up time or inrush current. The 1 µF minimum is strictly enforced; using less risks oscillation or poor transient response.
Does NCP120BMX080TCG require input or bias capacitors, and what values are recommended?
Yes - the datasheet specifies CIN = 1 µF and CBIAS = 0.1 µF (or greater) ceramic capacitors, placed directly at the IN and BIAS pins respectively. These minimize impedance from PCB traces and prevent instability due to parasitic inductance. Skipping either capacitor - especially CBIAS - risks UVLO false triggering or erratic enable behavior under dynamic load conditions.
NCP120BMX080TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120BMX080TCG FAQ
1.How can I place an order for NCP120BMX080TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120BMX080TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120BMX080TCG reliable?
The price and inventory of NCP120BMX080TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120BMX080TCG is usually 5 days.
3.What payment methods are accepted for NCP120BMX080TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120BMX080TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120BMX080TCG?
NCP120BMX080TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120BMX080TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120BMX080TCG?
For technical support, including NCP120BMX080TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120BMX080TCG requirements.
6.How does Aetrix verify that NCP120BMX080TCG is sourced from the original manufacturer or authorized distributors?
All NCP120BMX080TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120BMX080TCG meets industry standards.
7.What is the process for return or replacement of NCP120BMX080TCG?
All NCP120BMX080TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120BMX080TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120BMX080TCG part is unused and in its original packaging.
Return procedure for NCP120BMX080TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120BMX080TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

