onsemi NCP120BMX115TCG
- Part No.:
- NCP120BMX115TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120BMX115TCG.pdf
- Description:
- IC REG LINEAR 1.15V 150MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,281
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120BMX115TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS supply, delivering a fixed 1.15 V output with ±1.5% accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low 80 µA typical bias current - designed for noise-sensitive, space-constrained portable applications such as smartphone I/O rails and camera sensor power.
For engineers reviewing the NCP120BMX115TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), active-discharge exclusion (B-suffix), XDFN6 package thermal performance, and compatibility with 1 µF ceramic output capacitance in battery-powered systems.
Technical Context
The NCP120BMX115TCG implements a dual-input NMOS-based LDO architecture where VIN supplies the pass element and VBIAS powers internal control circuitry independently - enabling stable regulation even when VIN approaches VOUT. Its UVLO monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis, ensuring reliable startup under varying bias conditions.
Unlike PMOS LDOs, this topology decouples output capacitor ESR sensitivity from loop stability and supports monotonic start-up with controlled slew rate. The absence of active output discharge (denoted by 'B' suffix) distinguishes it from 'A'-suffix variants, making it suitable for systems requiring hold-up or isolation during shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.15 V - precisely trimmed and guaranteed ±1.5% over full temperature range, enabling direct replacement of 1.15 V logic or sensor rails without external feedback. |
| Max Dropout (VIN−VOUT) | 75 mV at 150 mA - allows operation with only 1.225 V input, critical for extending battery runtime in single-cell Li-ion systems. |
| Bias Supply Range | 2.4 V to 5.5 V - permits use of shared system rails (e.g., 3.3 V or 2.5 V bias) independent of VIN, improving PSRR and reducing noise coupling. |
| PSRR (VBIAS→VOUT) | 80 dB at 1 kHz - suppresses bias rail noise before it modulates the regulated output, essential for analog sensor or RF subsystem power integrity. |
| Thermal Resistance (RJA) | 170 °C/W - measured in XDFN6 1.2 mm × 1.2 mm package with soldered thermal pad, supporting 150 mA continuous load at ≤+85°C ambient without derating. |
| Enable Threshold | VEN(H) = 0.9 V - compatible with 1.2 V or 1.8 V GPIOs; internal hysteresis prevents chatter near switching point. |
| Output Noise | 40 µVRMS (10 Hz–100 kHz) - low enough for powering high-resolution ADC references or image sensor analog blocks without added filtering. |
Pinout & Package
XDFN6 package (Case 711AT), 1.2 mm × 1.2 mm × 0.4 mm, with exposed thermal pad soldered to PCB ground plane for optimal thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers stable 1.15 V to load; requires ≥1 µF ceramic capacitor directly connected for stability. |
| 2 - N/C | No connect | Not internally bonded; must remain unconnected per design - no routing or stitching allowed. |
| 3 - EN | Logic-enable input | Active-high control: ≥0.9 V enables regulation; ≤0.4 V disables with 0.5 µA max bias current in shutdown. |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO; must be ≥2.4 V and ≥(VOUT + 1.35 V). |
| 5 - GND | Analog/digital ground | Common return for IN, OUT, EN, and BIAS; thermal pad must be soldered to solid ground plane. |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; dropout defined relative to OUT; supports 0.8 V to 5.5 V range. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (VIN→OUT) from control bias (VBIAS), eliminating PMOS gate-drive limitations and enabling lower dropout than comparable PMOS LDOs. |
| Ultra-low bias current | 80 µA typical operating current and only 0.5 µA in disable mode - extends battery life in always-on sensor nodes and standby subsystems. |
| Stable with 1 µF ceramic output cap | No ESR requirements or external compensation needed - simplifies layout and reduces BOM count in compact mobile PCBs. |
| No active output discharge | Omitted in 'B'-suffix devices like NCP120BMX115TCG - prevents unintended discharge of downstream capacitance during shutdown, preserving state in memory or interface circuits. |
| High PSRR on both inputs | 70 dB (VIN→VOUT) and 80 dB (VBIAS→VOUT) at 1 kHz - maintains clean output despite noisy battery or system rail conditions. |
Applications
| Smartphone I/O Power Rail | CMOS Image Sensor Bias |
|---|---|
|
Use Scenario: Powering 1.15 V I/O interfaces (e.g., MIPI D-PHY, SDIO) in smartphones with dynamically scaling battery voltage (2.6–4.2 V). IC Role / Device Role / Timing Role: Post-regulator converting higher battery or DC/DC output to precise, low-noise 1.15 V supply for digital interface circuitry. Use Value: Maintains signal integrity with 40 µVRMS noise and 75 mV dropout, enabling reliable high-speed data transmission down to 2.6 V battery voltage. |
Use Scenario: Supplying analog bias voltage to CMOS image sensors requiring tight DC accuracy and minimal ripple. IC Role / Device Role / Timing Role: Low-noise linear regulator providing stable 1.15 V reference for sensor pixel array and analog front-end. Use Value: ±1.5% output accuracy and 80 dB VBIAS PSRR prevent gain drift and fixed-pattern noise caused by supply modulation. |
| Portable DVR Core Logic | STB Memory Interface |
|
Use Scenario: Regulating core logic voltage for low-power video processors in dashcams and portable DVRs operating from single-cell Li-ion. IC Role / Device Role / Timing Role: Primary 1.15 V supply for processor I/O domains, enabled/disabled via host MCU GPIO. Use Value: 0.9 V EN threshold ensures compatibility with 1.2 V I/O standards; 150 µs turn-on time supports fast wake-from-sleep sequences. |
Use Scenario: Powering DDR/LPDDR I/O buffers in set-top boxes where multiple voltage rails coexist on dense PCBs. IC Role / Device Role / Timing Role: Local point-of-load regulator isolating memory interface from noisy system rails. Use Value: Dual-rail architecture rejects noise from shared 3.3 V bias rail while maintaining <75 mV dropout across temperature and load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP120AMX115TCG | Includes active output discharge (150 Ω pull-down); otherwise identical electrical specs and pinout. | Required where downstream capacitance must be rapidly discharged during shutdown (e.g., hot-swap interfaces). | Select NCP120AMX115TCG only if active discharge is explicitly needed; NCP120BMX115TCG avoids unintended discharge in state-retentive systems. |
| TPL7407LDR | 7-channel 150 mA NMOS LDO with 1.15 V option; higher quiescent current (120 µA typ), no separate VBIAS pin. | Lacks VBIAS independence - less effective PSRR on noisy inputs; suited for simpler, single-rail designs. | Choose TPL7407LDR only when multi-output integration outweighs need for ultra-low noise and dual-rail rejection. |
Compared with NCP120AMX115TCG, the NCP120BMX115TCG eliminates active discharge for safer shutdown behavior; versus TPL7407LDR, it delivers superior PSRR and lower IQ by leveraging dedicated VBIAS, making it optimal for noise-critical, battery-sensitive applications.
Availability
NCP120BMX115TCG is available at Aetrix Electronics and suitable for smartphone I/O power, CMOS image sensor bias, portable DVR core logic, STB memory interface, and other applications requiring stable component supply with tight DC accuracy and ultra-low noise.
Supply support for NCP120BMX115TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and portable electronics.
The NCP120 series targets ultra-low-noise, space-constrained portable power management - specifically engineered for post-regulation of battery or DC/DC outputs in smartphones, cameras, and IoT edge devices.
FAQ
What is the output voltage tolerance of the NCP120BMX115TCG over temperature?
The NCP120BMX115TCG provides ±1.5% output voltage accuracy across the full operating junction temperature range of −40°C to +85°C. At 25°C, the tolerance tightens to ±0.5%, ensuring high precision for sensitive analog or mixed-signal loads. This specification is verified per the Electrical Characteristics table in the official onsemi datasheet revision 4 (August 2024), with test conditions including VBIAS ≥ (VOUT + 1.35 V) and 1 mA ≤ IOUT ≤ 150 mA.
Does the NCP120BMX115TCG support active output discharge?
No, the NCP120BMX115TCG does not include active output discharge functionality. The 'B' suffix explicitly denotes the non-active-discharge variant, unlike the 'A'-suffix NCP120AMX115TCG which integrates a 150 Ω internal pull-down. This design choice prevents unintended discharge of downstream capacitance during shutdown - critical for retaining state in memory-mapped peripherals or interface circuits powered by the NCP120BMX115TCG.
What is the minimum required output capacitance for stability with the NCP120BMX115TCG?
The NCP120BMX115TCG is stable with a minimum effective output capacitance of 1 µF using ceramic capacitors. This value accounts for DC bias, temperature, and tolerance effects - meaning the actual nominal capacitor may need to be larger (e.g., 2.2 µF X5R) to ensure ≥1 µF effective capacitance under worst-case conditions. No ESR requirements or external compensation components are needed, simplifying layout for compact portable designs.
Can the NCP120BMX115TCG operate with VIN below 1.15 V?
No, the NCP120BMX115TCG cannot regulate with VIN below its output voltage. Its minimum operating input voltage is defined as VOUT + VDO, where VDO is up to 75 mV at 150 mA. Therefore, the absolute minimum VIN is 1.15 V + 0.075 V = 1.225 V. Attempting to operate below this violates the dropout specification and results in unregulated output - confirmed in the Absolute Maximum Ratings and Electrical Characteristics sections of the onsemi NCP120 datasheet.
What package type and dimensions does the NCP120BMX115TCG use?
The NCP120BMX115TCG uses the XDFN6 package (Case 711AT), measuring 1.2 mm × 1.2 mm × 0.4 mm with a 0.4 mm pitch. It features an exposed thermal pad on the bottom that must be soldered to a PCB ground plane to achieve the specified 170 °C/W junction-to-air thermal resistance. Pin 1 is marked by a dot or notch per the top-view diagram in the datasheet, and the marking rotation is 270°.
NCP120BMX115TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.15V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120BMX115TCG FAQ
1.How can I place an order for NCP120BMX115TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120BMX115TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120BMX115TCG reliable?
The price and inventory of NCP120BMX115TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120BMX115TCG is usually 5 days.
3.What payment methods are accepted for NCP120BMX115TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120BMX115TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120BMX115TCG?
NCP120BMX115TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120BMX115TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120BMX115TCG?
For technical support, including NCP120BMX115TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120BMX115TCG requirements.
6.How does Aetrix verify that NCP120BMX115TCG is sourced from the original manufacturer or authorized distributors?
All NCP120BMX115TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120BMX115TCG meets industry standards.
7.What is the process for return or replacement of NCP120BMX115TCG?
All NCP120BMX115TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120BMX115TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120BMX115TCG part is unused and in its original packaging.
Return procedure for NCP120BMX115TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120BMX115TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

