onsemi NCP120BMX120TCG
- Part No.:
- NCP120BMX120TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120BMX120TCG.pdf
- Description:
- IC REG LINEAR 1.2V 150MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,620
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120BMX120TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS supply, delivering 1.20 V fixed output at ±1.5% accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low bias current (80 µA typ), designed for noise-sensitive, space-constrained portable applications such as smartphone I/O rails.
For engineers reviewing the NCP120BMX120TCG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail operation (VIN/VBIAS), absence of active output discharge, XDFN6 thermal pad grounding requirement, and compatibility with 1 µF ceramic output capacitors in low-voltage post-regulation systems.
Technical Context
The NCP120BMX120TCG implements a dual-input NMOS-based LDO architecture where VIN supplies the pass element and VBIAS powers internal control circuitry independently-enabling stable regulation even when VIN approaches VOUT. Its UVLO monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis, ensuring reliable startup under varying bias conditions.
Unlike PMOS LDOs, this topology decouples output capacitor ESR sensitivity from loop stability and supports monotonic start-up with controlled slew rate. The device lacks active output discharge (distinguishing it from 'A' variants), making it suitable for systems requiring hold-up or controlled power-down sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.20 V ±1.5% over −40°C to +85°C - ensures precise core/I/O rail compliance without external feedback. |
| Max Dropout Voltage | 75 mV at 150 mA - enables regulation from VIN as low as 1.275 V, critical for battery-powered brownout resilience. |
| Bias Supply Range | VBIAS = 2.4 V to 5.5 V - allows flexible bias sourcing (e.g., system 3.3 V or 5 V rail) independent of VIN. |
| Quiescent Current | 80 µA typical at VBIAS = 2.7 V - minimizes standby power loss in always-on subsystems. |
| PSRR @ 1 kHz | 70 dB (VIN→VOUT), 80 dB (VBIAS→VOUT) - suppresses switching noise from upstream DC/DC converters. |
| Thermal Resistance | RJA = 170 °C/W (XDFN6) - requires PCB thermal pad connection to ground plane for safe 150 mA continuous operation. |
Pinout & Package
The NCP120BMX120TCG is housed in an XDFN6 package (1.2 mm × 1.2 mm × 0.4 mm, Case 711AT) with an exposed thermal pad that must be soldered to the PCB ground plane for thermal performance. Pin 2 is not internally connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output node | Delivers stable 1.20 V to load; connects directly to 1 µF ceramic capacitor for stability. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or copper fill required. |
| 3 - EN | Logic-level enable input | Active-high control: ≥0.9 V enables regulator; ≤0.4 V disables with 0.5 µA disable current. |
| 4 - BIAS | Bias supply for internal circuitry | Powers reference, error amp, and UVLO; monitored for lockout if <1.6 V (rising). |
| 5 - GND | Analog/digital ground reference | Common return for IN, OUT, EN, BIAS; must connect to thermal pad and system ground plane. |
| 6 - IN | Main input supply to pass transistor | Accepts 0.8 V–5.5 V; dropout defined relative to OUT (e.g., 1.275 V min for 150 mA). |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (VIN→OUT) from control logic supply (VBIAS), enabling high PSRR and low-noise regulation even with noisy input sources. |
| Ultra-low dropout | 75 mV max at full 150 mA load allows operation from single-cell Li-ion (2.6–4.2 V) down to ~1.275 V before dropout. |
| Stable with 1 µF ceramic output cap | Eliminates need for large tantalum or aluminum electrolytics, reducing board area and cost in compact portable designs. |
| Thermal shutdown protection | Activates at 160°C junction temperature and auto-recovers at 140°C, preventing damage during transient overload or poor heatsinking. |
| Enable with hysteresis | EN pin includes built-in hysteresis to prevent oscillation near threshold, supporting clean ON/OFF control from microcontroller GPIO. |
Applications
| Smartphone I/O Rail Regulation | Tablet Memory Interface Power |
|---|---|
Use Scenario: Powering LPDDR4 I/O banks in smartphones where VIN varies from 2.6 V to 4.2 V and noise immunity is critical. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.20 V to memory interface circuits downstream of a primary buck converter. Use Value: 80 dB PSRR at 1 kHz rejects switching noise from upstream DC/DC, preserving signal integrity and timing margins. | Use Scenario: Supplying 1.20 V to eMMC or UFS controller I/O in tablets operating across wide temperature ranges. IC Role / Device Role / Timing Role: Fixed-output LDO maintaining voltage accuracy within ±1.5% from −40°C to +85°C for reliable data transfer. Use Value: 75 mV dropout enables sustained operation during battery voltage sag, avoiding unexpected resets during peak current bursts. |
| Wearable Sensor Hub Power | IoT Camera Module Bias |
Use Scenario: Powering ultra-low-power sensor fusion hubs in hearables with tight PCB space constraints. IC Role / Device Role / Timing Role: Space-optimized 1.20 V regulator in XDFN6 (1.2 mm × 1.2 mm) with thermal pad for passive cooling. Use Value: 80 µA typical IBIAS extends battery life in always-on sensing modes without compromising startup time (150 µs turn-on). | Use Scenario: Providing regulated 1.20 V to image sensor analog front-end and ISP I/O in compact camera modules. IC Role / Device Role / Timing Role: Low-noise linear regulator stabilizing sensitive analog circuitry against digital switching transients. Use Value: 40 µVRMS output noise (10 Hz–100 kHz) prevents corruption of analog pixel data and preserves dynamic range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP120AMX120TCG | Includes active output discharge (RDISCH = 150 Ω); otherwise identical electrical specs and pinout. | Suitable where fast VOUT discharge is required during shutdown (e.g., to meet system-level power sequencing requirements). | Select NCP120AMX120TCG only if active discharge is explicitly needed; NCP120BMX120TCG avoids unintended discharge paths. |
| TPL7407LDR | 7-channel 150 mA LDO with 1.2 V option; higher quiescent current (250 µA), no separate VBIAS pin, 150 mV dropout. | Used in multi-rail systems needing integrated channel control; lacks dual-rail noise isolation capability. | Choose TPL7407LDR for multi-output consolidation; prefer NCP120BMX120TCG for superior PSRR and lowest dropout in single-rail noise-critical apps. |
Compared with NCP120AMX120TCG and TPL7407LDR, the NCP120BMX120TCG delivers the lowest dropout (75 mV), best PSRR (80 dB on VBIAS), and smallest footprint (1.2 mm²), making it optimal for space- and noise-constrained single-rail applications where active discharge is unnecessary.
Availability
NCP120BMX120TCG is available at Aetrix Electronics and suitable for smartphone I/O rail regulation, tablet memory interface power, and wearable sensor hub applications requiring stable component supply, consistent marking (J, 270° rotation), and RoHS-compliant XDFN6 packaging.
Supply support for NCP120BMX120TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and portable electronics.
The NCP120 product line delivers ultra-low-noise, dual-rail LDOs optimized for post-regulation in battery-powered portable devices where space, thermal limits, and power integrity are critical design constraints.
FAQ
What is the output voltage tolerance of the NCP120BMX120TCG over temperature?
The NCP120BMX120TCG provides a fixed 1.20 V output with ±1.5% accuracy across the full operating junction temperature range of −40°C to +85°C. At 25°C, output voltage accuracy tightens to ±0.5%, as specified in the Electrical Characteristics table. This tolerance ensures reliable operation for precision I/O and memory interface rails without external trimming.
Does the NCP120BMX120TCG include active output discharge functionality?
No, the NCP120BMX120TCG does not include active output discharge. It belongs to the 'B' variant family, which omits the internal discharge FET present in 'A' variants like NCP120AMX120TCG. When disabled via the EN pin, the output floats; external discharge circuitry must be added if rapid VOUT decay is required.
What is the minimum input voltage required for the NCP120BMX120TCG to maintain regulation at 150 mA?
The NCP120BMX120TCG requires a minimum input voltage of 1.275 V to maintain 1.20 V output at 150 mA load, based on its maximum dropout voltage of 75 mV. This allows operation from deeply discharged single-cell Li-ion batteries (down to ~2.6 V system rail) when used with appropriate upstream conversion.
Can the NCP120BMX120TCG operate with only the IN pin powered, without connecting VBIAS?
No, the NCP120BMX120TCG requires both IN and VBIAS to be powered within their respective ranges (VIN: 0.8–5.5 V; VBIAS: 2.4–5.5 V) for normal operation. The VBIAS pin supplies internal control circuitry including the voltage reference and error amplifier; omission or undervoltage on VBIAS triggers UVLO and disables regulation regardless of IN status.
What package type and thermal requirements apply to the NCP120BMX120TCG?
The NCP120BMX120TCG uses the XDFN6 package (1.2 mm × 1.2 mm × 0.4 mm, Case 711AT) with an exposed thermal pad. This pad must be soldered to a PCB ground plane to achieve the specified RJA of 170 °C/W; failure to do so risks thermal shutdown under 150 mA continuous load due to excessive junction temperature rise.
NCP120BMX120TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120BMX120TCG FAQ
1.How can I place an order for NCP120BMX120TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120BMX120TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120BMX120TCG reliable?
The price and inventory of NCP120BMX120TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120BMX120TCG is usually 5 days.
3.What payment methods are accepted for NCP120BMX120TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120BMX120TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120BMX120TCG?
NCP120BMX120TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120BMX120TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120BMX120TCG?
For technical support, including NCP120BMX120TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120BMX120TCG requirements.
6.How does Aetrix verify that NCP120BMX120TCG is sourced from the original manufacturer or authorized distributors?
All NCP120BMX120TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120BMX120TCG meets industry standards.
7.What is the process for return or replacement of NCP120BMX120TCG?
All NCP120BMX120TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120BMX120TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120BMX120TCG part is unused and in its original packaging.
Return procedure for NCP120BMX120TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120BMX120TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

