My Inquiry
My Account
onsemi NCP120BMX150TCG
- Part No.:
- NCP120BMX150TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120BMX150TCG.pdf
- Description:
- IC REG LINEAR 1.5V 150MA 6XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120BMX150TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering a fixed 1.50 V output. It achieves ultra-low dropout of 75 mV max at 150 mA load, ±1.5% output accuracy over −40°C to +85°C, and operates from 0.8 V to 5.5 V input while requiring 2.4 V–5.5 V bias supply - ideal for post-regulation in space-constrained, noise-sensitive portable electronics.
For engineers reviewing the NCP120BMX150TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its dual-rail architecture (IN/VBIAS), active-discharge absence (B-suffix), XDFN6 thermal-pad package, and stability with 1 µF ceramic output capacitor - critical for battery-powered I/O rail regulation.
Technical Context
The NCP120BMX150TCG implements a dual-input NMOS-based LDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, decoupling bias current from load-dependent performance. This enables stable operation even when VIN approaches VOUT, with independent PSRR of 70 dB (VIN→VOUT) and 80 dB (VBIAS→VOUT) at 1 kHz.
It features logic-level enable (VEN(H) = 0.9 V), thermal shutdown (160°C trip), undervoltage lockout on VBIAS (1.6 V threshold with 0.2 V hysteresis), and no integrated output discharge - distinguishing it from A-suffix variants. Dropout is defined as 3% VOUT drop, with two distinct specifications: VIN–VOUT ≤ 75 mV and VBIAS–VOUT ≤ 1.4 V at 150 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.50 V - eliminates external feedback network; supports precise core/I/O rail generation. |
| Max Output Current | 150 mA - sufficient for low-power processors, sensors, or interface ICs without thermal derating in XDFN6. |
| VIN Dropout Voltage | 75 mV max at 150 mA - enables regulation from 1.575 V input, critical for Li-ion battery discharge tail-end operation. |
| VBIAS Dropout Voltage | 1.4 V max at 150 mA - ensures reliable internal circuit operation when VBIAS ≥ 2.9 V. |
| Output Accuracy | ±1.5% over −40°C to +85°C - maintains system timing margin and logic compatibility across industrial temperature range. |
| Bias Input Current | 80 µA typ at 2.7 V - minimizes quiescent power draw from auxiliary rails, extending battery life in always-on subsystems. |
| PSRR @ 1 kHz | 80 dB (VBIAS→VOUT) - suppresses noise from shared bias rails, preserving signal integrity in mixed-signal SoC domains. |
| Stability Capacitor | 1 µF ceramic - enables compact layout with no ESR requirements; avoids tantalum or electrolytic dependencies. |
Pinout & Package
The NCP120BMX150TCG is housed in an XDFN6 (Case 711AT) package: 1.2 mm × 1.2 mm × 0.4 mm with exposed thermal pad. The pad must be soldered to PCB ground plane for thermal performance (RJA = 170°C/W). Pin 2 is NC (not internally connected); pin numbering follows top-view orientation with pin 1 at top-left corner adjacent to marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output node | Delivers stable 1.50 V; connects directly to load with minimal trace inductance to maintain PSRR and transient response. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or stitching required - simplifies layout and avoids parasitic coupling. |
| 3 - EN | Logic-enable control input | Active-high (VEN(H) = 0.9 V); ties to VIN or VBIAS if always-on; enables power sequencing in multi-rail systems. |
| 4 - BIAS | Dedicated bias supply input | Powers internal reference and control circuits; requires ≥2.4 V and low-impedance source to avoid UVLO triggering. |
| 5 - GND | Analog/digital ground reference | Common return for IN, OUT, EN, BIAS; must connect to thermal pad and low-noise ground plane. |
| 6 - IN | Main input supply for pass transistor | Supplies NMOS pass element; dropout behavior depends on VIN–VOUT differential, not VBIAS. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power path (IN→OUT) from control bias (VBIAS), enabling ultra-low VIN operation without compromising PSRR or stability. |
| Ultra-low 75 mV dropout | Permits regulation from inputs as low as 1.575 V at full 150 mA load - extends usable battery voltage range by ~100 mV vs. PMOS LDOs. |
| 1 µF ceramic capacitor stability | Eliminates need for high-ESR capacitors or complex compensation; reduces BOM count and board area in portable designs. |
| Thermal shutdown & UVLO | 160°C trip / 140°C recovery and 1.6 V VBIAS UVLO with 0.2 V hysteresis prevent malfunction during overtemperature or brownout conditions. |
| No active output discharge | B-suffix indicates absence of internal discharge FET - preserves hold-up time in systems where controlled VOUT decay is required. |
| Low 80 µA bias current | Minimizes loading on auxiliary rails (e.g., DC-DC bias outputs), improving overall system efficiency in multi-converter architectures. |
Applications
| Mobile Processor I/O Rail | Low-Power Sensor Interface |
|---|---|
|
Use Scenario: Regulating 1.50 V I/O supply for application processors in smartphones during deep discharge (VBAT = 2.6–3.2 V). IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.50 V from intermediate DC-DC output, ensuring signal integrity for MIPI/SDIO interfaces. Use Value: 75 mV dropout allows continued operation down to 1.575 V input, extending runtime by ~12 minutes at end-of-battery compared to 100 mV-dropout alternatives. |
Use Scenario: Powering MEMS accelerometers and environmental sensors in wearables with tight space constraints. IC Role / Device Role / Timing Role: Primary low-quiescent regulator supplying 1.50 V analog and digital domains, synchronized to host MCU wake cycles via EN pin. Use Value: 80 µA typical bias current and 0.5 µA shutdown current minimize standby drain, enabling >6-month battery life on coin cells. |
| USB-C Peripheral Power | Industrial IoT Edge Node |
|
Use Scenario: Generating 1.50 V for USB-C controller logic and Type-C port detection circuitry from 3.3 V system rail. IC Role / Device Role / Timing Role: Noise-isolated secondary regulator decoupling USB-C PHY from noisy 3.3 V domain, referenced to clean VBIAS from isolated LDO. Use Value: 80 dB VBIAS-to-VOUT PSRR prevents switching noise from corrupting USB-C CC line sensing accuracy. |
Use Scenario: Providing 1.50 V supply to LoRaWAN transceiver and microcontroller in battery-operated smart meter modules. IC Role / Device Role / Timing Role: Main system regulator with EN-controlled power cycling, leveraging thermal shutdown for fault containment in sealed enclosures. Use Value: RJA = 170°C/W and 150°C max junction temperature support operation up to +85°C ambient without derating in confined housings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0515PDBVR | Single-rail PMOS LDO; 1.5 V fixed; 150 mA; 170 mV dropout; no VBIAS pin; 25 µA IQ. | Lacks dual-rail flexibility; higher dropout limits low-VIN usability; simpler biasing but lower PSRR (60 dB @ 1 kHz). | Choose when board space permits larger dropout margin and VBIAS rail is unavailable. |
| NCP120AMX150TCG | Same specs except includes active output discharge (RDISCH = 150 Ω); A-suffix denotes discharge capability. | Enables faster VOUT decay during shutdown - required for systems needing rapid power-down sequencing or leakage control. | Choose only if active discharge is mandatory; otherwise NCP120BMX150TCG avoids unnecessary discharge current. |
Compared with TPS7A0515PDBVR, the NCP120BMX150TCG delivers 1.5× lower dropout and 20 dB higher VBIAS PSRR but requires a second bias rail; versus NCP120AMX150TCG, it trades discharge functionality for zero discharge current - critical for hold-up time preservation.
Availability
NCP120BMX150TCG is available at Aetrix Electronics and suitable for mobile processor I/O rails, low-power sensor interfaces, USB-C peripheral power, and industrial IoT edge nodes requiring stable component supply, consistent parametric performance, and RoHS-compliant packaging.
Supply support for NCP120BMX150TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.
The NCP120 series targets space-constrained, noise-sensitive portable electronics, delivering ultra-low dropout and dual-rail flexibility to extend battery life and improve signal integrity in multi-voltage systems.
FAQ
What is the maximum input voltage for the NCP120BMX150TCG?
The absolute maximum input voltage (VIN) for the NCP120BMX150TCG is 6 V, per the Absolute Maximum Ratings table. However, the recommended operating input voltage range is 0.8 V to 5.5 V. Exceeding 6 V risks permanent damage, and operation above 5.5 V voids guaranteed performance - always maintain VIN ≤ 5.5 V in functional designs using NCP120BMX150TCG.
Does the NCP120BMX150TCG include active output discharge?
No, the NCP120BMX150TCG does not include active output discharge. The "B" suffix explicitly denotes non-active discharge variants, unlike "A"-suffix parts (e.g., NCP120AMX150TCG) which integrate a 150 Ω pull-down FET. This makes NCP120BMX150TCG suitable for applications requiring controlled VOUT decay or hold-up time preservation after shutdown.
What is the minimum required VBIAS voltage for reliable operation of the NCP120BMX150TCG?
The minimum required VBIAS voltage for reliable operation of the NCP120BMX150TCG is 2.4 V, as specified in the Electrical Characteristics table. Below this, the internal under-voltage lockout (UVLO) activates, disabling regulation. For optimal performance across temperature, VBIAS should be ≥ (VOUT + 1.35 V) = 2.85 V - ensuring robust startup and PSRR at 1.50 V output.
Can the NCP120BMX150TCG operate with only the IN pin powered and VBIAS left unconnected?
No - the NCP120BMX150TCG requires both IN and VBIAS to be powered within their respective operating ranges (VIN: 0.8–5.5 V; VBIAS: 2.4–5.5 V) for regulation. Leaving VBIAS unconnected triggers UVLO, forcing the device into shutdown regardless of EN state. VBIAS must be supplied from a stable, low-noise source - it cannot be tied to IN unless that rail meets VBIAS voltage and current requirements.
What is the thermal resistance (RJA) of the NCP120BMX150TCG in its XDFN6 package?
The junction-to-air thermal resistance (RJA) of the NCP120BMX150TCG in the XDFN6 package is 170°C/W, as specified in the Thermal Characteristics table. This value assumes standard JEDEC test conditions with the thermal pad soldered to a 1-in² copper area. Actual RJA improves significantly with enhanced PCB copper pour and thermal vias - critical for sustaining 150 mA continuous load in NCP120BMX150TCG designs.
NCP120BMX150TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120BMX150TCG FAQ
1.How can I place an order for NCP120BMX150TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120BMX150TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120BMX150TCG reliable?
The price and inventory of NCP120BMX150TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120BMX150TCG is usually 5 days.
3.What payment methods are accepted for NCP120BMX150TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120BMX150TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120BMX150TCG?
NCP120BMX150TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120BMX150TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120BMX150TCG?
For technical support, including NCP120BMX150TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120BMX150TCG requirements.
6.How does Aetrix verify that NCP120BMX150TCG is sourced from the original manufacturer or authorized distributors?
All NCP120BMX150TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120BMX150TCG meets industry standards.
7.What is the process for return or replacement of NCP120BMX150TCG?
All NCP120BMX150TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120BMX150TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120BMX150TCG part is unused and in its original packaging.
Return procedure for NCP120BMX150TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120BMX150TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
