onsemi NCP120BMX180TCG
- Part No.:
- NCP120BMX180TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP120BMX180TCG.pdf
- Description:
- IC REG LINEAR 1.8V 150MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,654
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP120BMX180TCG from onsemi is a 150 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering fixed 1.80 V output with ±1.5% accuracy over −40°C to +85°C, 75 mV max dropout at 150 mA, and ultra-low 80 µA typical bias current - designed for post-regulation in space-constrained, noise-sensitive portable electronics.
For engineers reviewing the NCP120BMX180TCG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail operation (VIN/VBIAS), absence of active output discharge, XDFN6 thermal pad layout requirements, and compatibility with 1 µF ceramic output capacitors in battery-powered I/O rail regulation.
Technical Context
The NCP120BMX180TCG employs an NMOS pass transistor architecture powered by independent VIN and VBIAS supplies, enabling stable regulation even when VIN approaches VOUT - unlike PMOS LDOs, it avoids output capacitor ESR sensitivity and supports monotonic startup with controlled inrush current. Its internal UVLO monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis.
It features logic-level enable (VEN(H) = 0.9 V), thermal shutdown at 160°C (releasing at 140°C), and current limiting (200–600 mA) but excludes active output discharge - distinguishing it from NCP120A-series variants. PSRR reaches 70 dB (VIN→VOUT) and 80 dB (VBIAS→VOUT) at 1 kHz under 150 mA load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.80 V - eliminates external feedback network; matches common I/O supply rails in mobile SoCs. |
| Max Dropout (VIN−VOUT) | 75 mV at 150 mA - enables regulation from 1.875 V input, critical for single-cell Li-ion or buck-boost post-regulation. |
| VBIAS Range | 2.4 V to 5.5 V - decouples control circuitry power from noisy main rail, improving PSRR and noise immunity. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures reliable logic-level compliance across industrial temperature range. |
| Bias Current (Typ) | 80 µA at 2.7 V - minimizes quiescent power draw in always-on bias domains of portable systems. |
| PSRR (1 kHz) | 80 dB (VBIAS→VOUT) - suppresses noise coupling from shared bias rails into sensitive analog or RF subsystems. |
| Stable With | 1 µF ceramic COUT - reduces BOM count and PCB area vs. larger tantalum or electrolytic alternatives. |
Pinout & Package
XDFN6 package (1.2 mm × 1.2 mm × 0.4 mm, Case 711AT) with exposed thermal pad soldered to ground plane for 170°C/W junction-to-air thermal resistance. Pin 2 is NC (not internally connected); thermal pad must be grounded for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers stable 1.80 V to load; requires direct copper connection to 1 µF ceramic capacitor. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or stitching vias permitted. |
| 3 - EN | Logic-enable control | Active-high (≥0.9 V) enables regulation; ≤0.4 V disables with 0.5 µA disable current. |
| 4 - BIAS | Bias supply input | Powers internal reference/control circuits; monitored by UVLO; must be ≥2.4 V. |
| 5 - GND | Analog/digital ground | Common return for IN, OUT, EN, BIAS; connects to thermal pad for thermal conduction. |
| 6 - IN | Main input supply | Provides power to NMOS pass element; dropout defined as (VIN − VOUT) at 150 mA. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture (VIN + VBIAS) | Decouples pass transistor drive from control circuitry, enabling high PSRR and low-noise regulation even with noisy main rails. |
| Ultra-low 75 mV dropout | Permits operation from inputs as low as 1.875 V, extending battery runtime in single-cell Li-ion applications. |
| No active output discharge | Differentiates NCP120B from NCP120A series - prevents unintended discharge of downstream capacitance during shutdown. |
| Thermal shutdown with hysteresis | Shuts down at 160°C and recovers at 140°C - protects against sustained overload without latch-up or manual reset. |
| Stable with 1 µF ceramic output cap | Eliminates need for ESR-tuned capacitors, simplifying layout and reducing cost in high-density portable PCBs. |
Applications
| Mobile Application Processor I/O Rail | Low-Power Camera Sensor Core Supply |
|---|---|
|
Use Scenario: Regulating 1.80 V I/O voltage for application processors in smartphones where main PMIC output exhibits ripple and transient noise. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.80 V to processor I/O banks with fast transient response. Use Value: 80 dB VBIAS PSRR rejects noise from shared bias rail; 75 mV dropout maintains regulation during battery sag to 3.4 V. |
Use Scenario: Powering image sensor digital interface (MIPI D-PHY) in compact camera modules with strict size constraints. IC Role / Device Role / Timing Role: Fixed-output LDO supplying stable 1.80 V to sensor's I/O circuitry with minimal board area. Use Value: XDFN6 1.2 mm × 1.2 mm footprint fits within tight camera module layouts; 1 µF ceramic stability reduces component count. |
| Set-Top Box HDMI Transmitter Supply | Wearable BLE SoC Peripheral Rail |
|
Use Scenario: Delivering clean 1.80 V to HDMI transmitter ICs in STBs where EMI from switching regulators threatens signal integrity. IC Role / Device Role / Timing Role: Low-noise linear regulator isolating HDMI PHY from noisy system power rails. Use Value: 40 µVRMS output noise (10 Hz–100 kHz) prevents jitter-induced pixel errors; dual-rail design rejects coupled noise. |
Use Scenario: Powering GPIO and peripheral interfaces of Bluetooth LE SoCs in hearables where battery life and size are critical. IC Role / Device Role / Timing Role: Ultra-low-IQ LDO supplying 1.80 V to always-on peripherals during deep-sleep modes. Use Value: 80 µA typical bias current extends shelf life; EN pin enables full system shutdown with <1 µA total system leakage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | Single-rail (no VBIAS), 200 mA, 1.8 V fixed, 150 mV dropout, no thermal shutdown | Lacks VBIAS PSRR advantage and thermal protection; suitable only for simpler, non-critical rails | Select when board space allows larger SOT-25 and system-level thermal management is already implemented. |
| Micrel MIC5205-1.8YM5 | Single-rail, 150 mA, 1.8 V fixed, 250 mV dropout, 85 µA IQ, no EN pin | Higher dropout limits usable input range; lacks enable control for dynamic power gating | Choose only if enable functionality is unnecessary and input voltage remains ≥2.05 V across full operating range. |
Compared with XC6210B182MR-G and MIC5205-1.8YM5, the NCP120BMX180TCG uniquely delivers dual-rail noise isolation, sub-100 mV dropout, and integrated thermal/overcurrent protection in a 1.2 mm² package - making it optimal for noise-sensitive, thermally constrained portable I/O regulation where reliability and size are co-prioritized.
Availability
NCP120BMX180TCG is available at Aetrix Electronics and suitable for smartphone I/O rail regulation, wearable BLE peripheral powering, and STB HDMI transmitter supply requiring stable component supply with guaranteed long-term manufacturability and RoHS-compliant packaging.
Supply support for NCP120BMX180TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and portable applications.
The NCP120 series was developed specifically for dual-rail, ultra-low-noise post-regulation in battery-powered portable devices - targeting I/O, sensor, and interface rails where traditional single-rail LDOs fail to meet PSRR or dropout requirements.
FAQ
What is the key functional difference between NCP120BMX180TCG and NCP120AMX180TCG?
The NCP120BMX180TCG lacks active output discharge, while the NCP120AMX180TCG includes it. This means the B-version holds output voltage after shutdown, preventing unintended discharge of downstream capacitance - critical in systems where residual voltage must persist across power cycles or where discharge could disrupt state-holding circuits. The A-version pulls OUT to GND via internal 150 Ω resistor when disabled.
Does NCP120BMX180TCG require both VIN and VBIAS to be present for operation?
Yes - the NCP120BMX180TCG requires both VIN (≥1.875 V) and VBIAS (≥2.4 V) to be within specification for normal regulation. VBIAS powers all internal control circuitry including the reference and error amplifier; if VBIAS falls below UVLO threshold (1.6 V), the device shuts down regardless of VIN or EN state. VIN supplies the NMOS pass element.
What is the minimum recommended output capacitor for stable operation of NCP120BMX180TCG?
The NCP120BMX180TCG is stable with a minimum 1 µF effective ceramic output capacitance - defined as capacitance under DC bias, temperature, and tolerance conditions. For 1.80 V output, a 2.2 µF X5R 0402 capacitor typically provides ≥1 µF effective value at room temperature and nominal bias; derating must be verified per manufacturer's DC bias curves.
Can NCP120BMX180TCG be used with VIN and VBIAS tied together?
Yes, but with caution: tying VIN and VBIAS forces operation in "single-rail mode", degrading PSRR and increasing VBIAS dropout voltage (up to 1.4 V). The device remains functional if combined voltage meets both VIN (≥1.875 V) and VBIAS (≥2.4 V) minima, but thermal performance suffers due to higher VBIAS current dissipation - use only if dual-rail layout is impossible and noise immunity is non-critical.
Is the thermal pad of NCP120BMX180TCG electrically connected to GND?
Yes - the exposed thermal pad on the NCP120BMX180TCG is internally connected to GND and must be soldered to a PCB ground plane. This connection is mandatory for achieving the specified 170°C/W junction-to-air thermal resistance; omitting it risks thermal shutdown under 150 mA load, especially in enclosed or still-air environments.
NCP120BMX180TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.075V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP120BMX180TCG FAQ
1.How can I place an order for NCP120BMX180TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP120BMX180TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP120BMX180TCG reliable?
The price and inventory of NCP120BMX180TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP120BMX180TCG is usually 5 days.
3.What payment methods are accepted for NCP120BMX180TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP120BMX180TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP120BMX180TCG?
NCP120BMX180TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP120BMX180TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP120BMX180TCG?
For technical support, including NCP120BMX180TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP120BMX180TCG requirements.
6.How does Aetrix verify that NCP120BMX180TCG is sourced from the original manufacturer or authorized distributors?
All NCP120BMX180TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP120BMX180TCG meets industry standards.
7.What is the process for return or replacement of NCP120BMX180TCG?
All NCP120BMX180TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP120BMX180TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP120BMX180TCG part is unused and in its original packaging.
Return procedure for NCP120BMX180TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP120BMX180TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

