onsemi NCP130AMX090TCG
- Part No.:
- NCP130AMX090TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP130AMX090TCG.pdf
- Description:
- IC REG LINEAR 0.9V 300MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP130AMX090TCG from onsemi is a 300 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering fixed 0.90 V output with ±1.5% accuracy over −40°C to +85°C and ultra-low 75 mV typical dropout at 300 mA. It features logic-level enable control, active output discharge, and stable operation with only 1 µF ceramic output capacitor-designed for space-constrained, noise-sensitive portable power rails such as smartphone core I/O supplies.
For engineers reviewing the NCP130AMX090TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its dual-rail architecture (VIN/VBIAS), 80 µA typical bias current, 150 µs turn-on time, PSRR of 65 dB (VIN) and 80 dB (VBIAS), and thermal shutdown at 160°C-critical for battery-powered SoC post-regulation and low-voltage FPGA I/O domains.
Technical Context
The NCP130AMX090TCG implements a dual-input NMOS-based VLDO architecture: VIN supplies the pass element while VBIAS powers internal control circuitry, enabling independent optimization of dropout and bias efficiency. Its UVLO hysteresis on VBIAS (1.6 V threshold, 0.2 V hysteresis) ensures robust startup under varying bias conditions.
It integrates active output discharge (enabled only in "A" variant), thermal shutdown (160°C trip, 140°C release), and current limiting (400–850 mA). The device achieves monotonic start-up and maintains stability with 1 µF ceramic COUT without requiring ESR tuning-leveraging NMOS topology advantages over PMOS for reduced capacitor sensitivity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.90 V - precisely trimmed for low-voltage processor I/O rails requiring tight regulation tolerance. |
| Max Output Current | 300 mA continuous - sufficient for powering multiple low-power logic blocks or sensor interfaces from a single rail. |
| VIN Dropout Voltage | 75 mV typical / 150 mV max at 300 mA - enables operation down to VIN = 0.975 V, critical for deep battery discharge scenarios. |
| VBIAS Range | 2.4 V to 5.5 V - allows use of shared system bias rail (e.g., 3.3 V or 2.8 V) independent of VIN supply. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures reliable logic-level compliance across industrial temperature range. |
| PSRR (VBIAS) | 80 dB at 1 kHz - suppresses noise coupling from noisy bias sources into sensitive analog or RF subsystems. |
| Enable Threshold | VEN(H) = 0.9 V, VEN(L) = 0.4 V - compatible with 1.8 V or 3.3 V GPIO without level-shifting. |
| Thermal Resistance | RJA = 170 °C/W (XDFN6) - requires PCB thermal pad connection to ground plane for sustained 300 mA operation. |
Pinout & Package
Package: XDFN6 (Case 711AT), 1.2 mm × 1.2 mm × 0.37 mm, thermally enhanced with exposed pad soldered to GND plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output node | Delivers stable 0.90 V to load; connects directly to decoupling capacitor and load; supports active discharge when EN = low. |
| 2 - N/C | No internal connection | Unbonded pin; must be left floating or tied to GND per layout best practice-no electrical function. |
| 3 - EN | Logic-enable input | Active-high control: ≥0.9 V enables regulation; ≤0.4 V disables output and activates discharge path (NCP130A only). |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO; must be ≥2.4 V and ≥(VOUT + 1.35 V). |
| 5 - GND | Analog/digital ground reference | Common return for IN, BIAS, EN, and OUT; thermal pad must be soldered to PCB ground plane for thermal performance. |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; operates from 0.8 V to 5.5 V; dropout defined relative to OUT (VIN − VOUT). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout (75 mV typ.) | Enables regulation from VIN as low as 0.975 V at full 300 mA load-extending battery runtime in portable devices. |
| Separate VBIAS rail | Decouples control circuitry power from main input, allowing high-efficiency bias sourcing (e.g., from 3.3 V rail) while VIN drops to 0.9 V. |
| Active output discharge | Discharges OUT to GND within microseconds when disabled-prevents floating voltages and ensures clean power sequencing in multi-rail systems. |
| Stable with 1 µF ceramic COUT | Eliminates need for large or high-ESR capacitors; reduces BOM count and PCB area in space-constrained mobile designs. |
| 80 µA typical bias current | Minimizes quiescent power draw from bias rail-critical for always-on subsystems in battery-backed applications. |
| 150 µs turn-on time | Provides controlled, monotonic voltage ramp-prevents inrush current spikes and avoids false resets in downstream logic. |
Applications
| Smartphone Core I/O Supply | Low-Voltage FPGA I/O Bank |
|---|---|
|
Use Scenario: Powering 0.9 V I/O banks of application processors in smartphones during active and standby modes. IC Role / Device Role / Timing Role: Post-regulator converting intermediate DC/DC output (e.g., 1.3 V) to precise 0.9 V logic rail with fast transient response. Use Value: Ultra-low dropout preserves headroom during battery sag; 80 dB VBIAS PSRR rejects noise from shared bias rail, ensuring signal integrity. |
Use Scenario: Delivering tightly regulated 0.9 V to configurable I/O banks in low-power FPGAs used in portable instrumentation. IC Role / Device Role / Timing Role: Standalone LDO providing clean, sequenced power with active discharge for safe I/O state management during sleep/wake transitions. Use Value: Active discharge prevents bus contention; 150 µs turn-on enables rapid wake-up without violating FPGA timing requirements. |
| Wearable Sensor Hub Rail | USB-C PD Sink Controller Bias |
|
Use Scenario: Supplying 0.9 V to ultra-low-power sensor fusion MCUs and MEMS interfaces in compact wearables. IC Role / Device Role / Timing Role: Primary voltage regulator for mixed-signal SoCs where noise, size, and quiescent current are critical constraints. Use Value: 40 µVRMS output noise and 1 µF stability minimize ADC quantization error; 0.5 µA disable current extends battery life in sleep mode. |
Use Scenario: Providing stable 0.9 V bias to USB-C Power Delivery sink controller ICs operating from variable adapter inputs. IC Role / Device Role / Timing Role: Secondary regulator isolating sensitive PD protocol logic from noisy primary DC/DC converter outputs. Use Value: Dual-rail architecture allows VBIAS to be derived from clean 3.3 V LDO while VIN tracks adapter voltage-improving overall system PSRR. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B092MR-G | Fixed 0.9 V, 200 mA, SOT-25, no VBIAS rail, 120 mV dropout at 200 mA | Lacks separate bias supply and active discharge; limited to single-rail systems with higher minimum VIN | Choose when board space permits SOT-25 and bias rail separation is unnecessary; not suitable for ultra-low-VIN <1.0 V operation. |
| Richtek RT9080-09GB | Fixed 0.9 V, 300 mA, DFN-6 (2×2 mm), no VBIAS, 180 mV dropout at 300 mA, no active discharge | Higher dropout, larger footprint, no bias rail flexibility; PSRR peaks at 60 dB (lower than NCP130A's 80 dB VBIAS PSRR) | Select if XDFN6 thermal performance is not required and cost is prioritized over noise rejection and deep-battery operation. |
Compared with XC6210B092MR-G and RT9080-09GB, the NCP130AMX090TCG uniquely supports dual-rail operation with sub-100 mV dropout and 80 dB VBIAS PSRR-making it optimal for noise-critical, space-constrained, and deep-discharge battery systems where bias supply independence and fast sequencing are mandatory.
Availability
NCP130AMX090TCG is available at Aetrix Electronics and suitable for smartphone I/O regulation, wearable sensor hub power, low-voltage FPGA I/O banks, and USB-C PD sink controller biasing requiring stable component supply, consistent marking, and long-term lifecycle support.
Supply support for NCP130AMX090TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and edge applications.
The NCP130AMX090TCG belongs to onsemi's precision low-noise VLDO family, engineered specifically for battery-powered portable electronics requiring ultra-low dropout, dual-rail flexibility, and minimal PCB footprint in 1.2 mm × 1.2 mm XDFN6 packaging.
FAQ
What is the output voltage tolerance of the NCP130AMX090TCG over temperature?
The NCP130AMX090TCG delivers ±1.5% output voltage accuracy across the full operating junction temperature range of −40°C to +85°C. At 25°C, the tolerance tightens to ±0.5%. This specification is guaranteed under defined test conditions: VBIAS ≥ (VOUT + 1.6 V), VIN = VOUT(NOM) + 0.3 V, and load current between 1 mA and 300 mA. The NCP130AMX090TCG uses laser-trimmed internal feedback to achieve this precision without external components.
Does the NCP130AMX090TCG require an external capacitor on the BIAS pin?
Yes, the NCP130AMX090TCG requires a minimum 0.1 µF ceramic capacitor between the BIAS pin and GND. This capacitor stabilizes the internal bias supply and improves PSRR performance, especially at high frequencies. The datasheet specifies CBIAS ≥ 0.1 µF (ceramic, X5R/X7R), placed as close as possible to the BIAS and GND pins. Without it, the NCP130AMX090TCG may exhibit increased noise or instability under dynamic load conditions.
Is active output discharge enabled by default on the NCP130AMX090TCG?
Yes, active output discharge is enabled by default on the NCP130AMX090TCG because it belongs to the "A" variant series (denoted by "A" in NCP130A). When the EN pin is driven low, an internal NMOS switch connects OUT to GND, discharging the output capacitor rapidly. This feature is absent in "B" variants (e.g., NCP130BMX090TCG). The NCP130AMX090TCG's discharge resistance is specified as 150 Ω typical, ensuring controlled discharge without excessive peak current.
What is the minimum input voltage required for the NCP130AMX090TCG to regulate at 300 mA?
The minimum input voltage for the NCP130AMX090TCG to maintain regulation at 300 mA is VOUT + VDO = 0.90 V + 0.15 V = 1.05 V (using the maximum dropout of 150 mV). In practice, the typical dropout is 75 mV, so VIN ≥ 0.975 V suffices. However, the absolute minimum VIN rating is −0.3 V, and the device requires VIN ≥ VOUT + VDO while staying within the 0.8 V to 5.5 V operational range. Below 0.975 V, the NCP130AMX090TCG enters dropout and output voltage declines linearly with VIN.
Can the NCP130AMX090TCG operate with VBIAS lower than VIN?
Yes, the NCP130AMX090TCG is explicitly designed to operate with VBIAS independent of and potentially lower than VIN-as long as VBIAS meets its minimum requirement of ≥2.4 V and ≥(VOUT + 1.35 V) = 2.25 V. For the NCP130AMX090TCG, VBIAS must be ≥2.4 V. This decoupling allows system architects to source VBIAS from a clean, stable rail (e.g., 2.8 V or 3.3 V) while VIN varies widely (e.g., 0.9–4.2 V from a Li-ion battery), a key advantage of its dual-rail architecture.
NCP130AMX090TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.15V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP130AMX090TCG FAQ
1.How can I place an order for NCP130AMX090TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP130AMX090TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP130AMX090TCG reliable?
The price and inventory of NCP130AMX090TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP130AMX090TCG is usually 5 days.
3.What payment methods are accepted for NCP130AMX090TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP130AMX090TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP130AMX090TCG?
NCP130AMX090TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP130AMX090TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP130AMX090TCG?
For technical support, including NCP130AMX090TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP130AMX090TCG requirements.
6.How does Aetrix verify that NCP130AMX090TCG is sourced from the original manufacturer or authorized distributors?
All NCP130AMX090TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP130AMX090TCG meets industry standards.
7.What is the process for return or replacement of NCP130AMX090TCG?
All NCP130AMX090TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP130AMX090TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP130AMX090TCG part is unused and in its original packaging.
Return procedure for NCP130AMX090TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP130AMX090TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

