onsemi NCP130BMX100TCG
- Part No.:
- NCP130BMX100TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP130BMX100TCG.pdf
- Description:
- IC REG LINEAR 1V 300MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,381
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP130BMX100TCG from onsemi is a 300 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering 1.00 V fixed output at ±1.5% accuracy over −40°C to +85°C, 150 mV max dropout at 300 mA, and ultra-low 80 µA typical bias current - designed for noise-sensitive, space-constrained portable applications including smartphone I/O rails and camera sensor power.
For engineers reviewing the NCP130BMX100TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its dual-rail architecture (VIN/VBIAS), absence of active output discharge (distinguishing it from NCP130A variants), XDFN6 1.2 mm × 1.2 mm package thermal performance, and compatibility with 1 µF ceramic output capacitors.
Technical Context
The NCP130BMX100TCG implements a dual-supply VLDO architecture where VIN supplies the pass element and VBIAS powers internal control circuitry - enabling stable regulation even when VIN approaches VOUT. Its NMOS pass transistor eliminates gate-drive dependency on VIN, allowing operation down to 0.8 V input while maintaining loop stability with minimal output capacitance.
Unlike PMOS LDOs, this topology decouples bias supply requirements from input rail constraints: VBIAS must be ≥2.4 V and ≥(VOUT + 1.35 V), but can be sourced independently (e.g., from a higher-voltage system rail). The device features integrated UVLO on VBIAS (1.6 V threshold with 0.2 V hysteresis), thermal shutdown at 160°C, and logic-level enable with 0.9 V high-threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.00 V ±1.5% over −40°C to +85°C - ensures precise core/I/O rail compliance without external feedback components. |
| Max Dropout Voltage | 150 mV at 300 mA load - enables regulation from as low as 1.15 V input, critical for battery-powered systems near end-of-discharge. |
| Bias Supply Range | VBIAS = 2.4 V to 5.5 V, minimum (VOUT + 1.35 V) - allows flexible sourcing from auxiliary rails while preventing UVLO activation. |
| Quiescent Current | 80 µA typical bias current at 2.7 V VBIAS - minimizes standby power loss in always-on subsystems. |
| Enable Threshold | VEN(H) = 0.9 V, VEN(L) = 0.4 V - compatible with 1.8 V/3.3 V GPIO without level-shifting. |
| PSRR @ 1 kHz | 65 dB (VIN→VOUT), 80 dB (VBIAS→VOUT) - suppresses switching noise from upstream DC/DC converters feeding VIN or VBIAS. |
| Stability | Stable with 1 µF ceramic output capacitor - reduces BOM count and PCB area vs. larger electrolytic/tantalum solutions. |
Pinout & Package
XDFN6 package (Case 711AT), 1.2 mm × 1.2 mm × 0.37 mm, with exposed thermal pad soldered to ground plane for RJA = 170°C/W. Pin 1 = OUT, Pin 2 = NC, Pin 3 = EN, Pin 4 = BIAS, Pin 5 = GND, Pin 6 = IN.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (Pin 1) | Regulated output voltage node | Delivers 1.00 V to load; requires direct low-impedance connection to 1 µF ceramic capacitor. |
| NC (Pin 2) | No internal connection | Must remain unconnected; no routing or grounding permitted. |
| EN (Pin 3) | Logic-level enable control input | Drives high (>0.9 V) to activate regulator; low (<0.4 V) disables output and reduces bias current to 0.5 µA. |
| BIAS (Pin 4) | Dedicated bias supply for internal circuitry | Powers reference, error amplifier, and control logic; monitored by UVLO to prevent malfunction during brownout. |
| GND (Pin 5) | Power and signal reference ground | Common return for VIN, VBIAS, and VOUT paths; thermal pad must be soldered to PCB ground plane. |
| IN (Pin 6) | Main input voltage supply | Feeds NMOS pass transistor; supports 0.8 V–5.5 V range but requires VBIAS ≥ (VOUT + 1.35 V) for regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Decouples pass transistor drive from input rail, enabling sub-1 V operation while maintaining PSRR and stability. |
| Ultra-low bias current | 80 µA typical at 2.7 V VBIAS - extends battery life in always-on sensor or communication modules. |
| No active output discharge | Differentiates NCP130B from NCP130A; prevents rapid VOUT collapse during disable, avoiding unintended reset in downstream logic. |
| Monotonic start-up | Controlled VOUT ramp limits inrush current into large load capacitances, preventing input rail sag or system brownout. |
| Thermal shutdown protection | Auto-recovery at 140°C hysteresis - safeguards against sustained overload or poor heatsinking without requiring external intervention. |
Applications
| Smartphone Application Processor I/O Rail | Camera Sensor Core Power |
|---|---|
Use Scenario: Powers 1.0 V I/O interface of application processors (e.g., Qualcomm Snapdragon, MediaTek Dimensity) in smartphones and tablets. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.00 V supply isolated from noisy main PMIC outputs. Use Value: 40 µVRMS output noise and 80 dB VBIAS PSRR prevent digital switching noise from corrupting high-speed MIPI D-PHY signaling. |
Use Scenario: Supplies 1.0 V core voltage to CMOS image sensors in mobile cameras and DVRs. IC Role / Device Role / Timing Role: Low-dropout linear regulator ensuring stable sensor bias under varying battery voltage (2.6–4.2 V). Use Value: 150 mV dropout enables full 300 mA load capability down to 1.15 V input, extending usable battery range during video capture. |
| Set-Top Box HDMI Interface Power | Wearable Health Monitor Analog Front-End |
Use Scenario: Delivers regulated 1.0 V to HDMI transmitter PHY circuitry in STBs and streaming devices. IC Role / Device Role / Timing Role: Noise-suppressing local regulator decoupling HDMI clock domain from shared system rail. Use Value: 65 dB VIN PSRR at 1 kHz attenuates switching noise from buck converters powering SoC cores, reducing HDMI jitter. |
Use Scenario: Powers precision analog front-end (AFE) of optical heart-rate monitors and ECG sensors. IC Role / Device Role / Timing Role: Ultra-low-noise 1.00 V source for ADC reference and op-amp biasing in battery-operated wearables. Use Value: 40 µVRMS integrated noise (10 Hz–100 kHz) preserves signal integrity in sub-µV biomedical measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B102MR-G | Single-rail (VIN-only) 1.0 V LDO; 250 mV dropout at 300 mA; no VBIAS pin. | Lacks independent bias rail - unsuitable for ultra-low-VIN scenarios where VBIAS > VIN is required. | Select when board space permits larger dropout margin and VBIAS independence is unnecessary. |
| Diodes AP7361-10SG-7 | Single-rail 1.0 V LDO; 300 mV dropout at 300 mA; 1 µF stability; no thermal shutdown. | Higher dropout and missing thermal protection limit use in thermally constrained portable designs. | Choose for cost-sensitive applications with ample input headroom and passive cooling. |
Compared with XC6210B102MR-G and AP7361-10SG-7, the NCP130BMX100TCG uniquely supports dual-rail operation with sub-150 mV dropout and integrated thermal protection - making it optimal for battery-fed systems requiring both ultra-low input voltage tolerance and robust fault handling.
Availability
NCP130BMX100TCG is available at Aetrix Electronics and suitable for smartphone I/O rails, camera sensor power, HDMI interface supplies, and wearable AFE circuits requiring stable component supply with guaranteed long-term manufacturability and RoHS-compliant packaging.
Supply support for NCP130BMX100TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP130 series targets portable electronics requiring ultra-low-noise, space-constrained power regulation - specifically engineered to replace legacy PMOS LDOs with NMOS-based dual-rail architecture for improved efficiency and stability.
FAQ
What is the output voltage tolerance of the NCP130BMX100TCG across temperature and load?
The NCP130BMX100TCG delivers 1.00 V output with ±1.5% accuracy over −40°C to +85°C junction temperature and 1 mA to 300 mA load current. At 25°C, output voltage accuracy tightens to ±0.5%. This specification is guaranteed under specified VBIAS (≥2.7 V or VOUT + 1.6 V) and VIN (≥VOUT + 0.3 V) conditions per the datasheet's Electrical Characteristics table. The NCP130BMX100TCG maintains this tolerance without external trimming or feedback components.
Does the NCP130BMX100TCG include active output discharge functionality?
No, the NCP130BMX100TCG does not include active output discharge. That feature is exclusive to the NCP130A variant family (e.g., NCP130AMX100TCG). The "B" suffix in NCP130BMX100TCG explicitly denotes non-active discharge - meaning the output remains floating when disabled via the EN pin. This behavior prevents unintended discharge of downstream capacitance, which may be desirable in systems where controlled power-down sequencing is required.
What is the minimum VBIAS voltage required for the NCP130BMX100TCG to regulate properly?
The NCP130BMX100TCG requires VBIAS ≥ (VOUT + 1.35 V) or 2.4 V, whichever is greater. For the 1.00 V output of the NCP130BMX100TCG, this means VBIAS must be ≥ 2.35 V - and the datasheet specifies a minimum of 2.4 V. Operation below this threshold triggers the internal undervoltage lockout (UVLO), disabling regulation regardless of EN state. VBIAS must also remain ≤ 5.5 V to avoid absolute maximum rating violation.
Can the NCP130BMX100TCG operate with an input voltage lower than its output voltage?
No, the NCP130BMX100TCG cannot regulate when VIN < VOUT. As a linear regulator, it requires VIN ≥ VOUT + VDO, where VDO is the dropout voltage. At 300 mA, VDO is up to 150 mV - so minimum VIN is 1.15 V for the 1.00 V NCP130BMX100TCG. However, the device *can* operate with VIN < VBIAS (e.g., VIN = 1.2 V, VBIAS = 3.3 V), which is a key advantage of its dual-rail architecture over single-supply LDOs.
What package type and dimensions does the NCP130BMX100TCG use?
The NCP130BMX100TCG uses the XDFN6 package (Case 711AT), measuring 1.20 mm × 1.20 mm × 0.37 mm with 0.40 mm pitch. It features six terminals plus an exposed thermal pad on the bottom surface, which must be soldered to the PCB ground plane to achieve the specified thermal resistance of 170°C/W. The marking "HC" appears on the top surface, and the device is Pb-free, halogen-free, and RoHS compliant.
NCP130BMX100TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.15V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP130BMX100TCG FAQ
1.How can I place an order for NCP130BMX100TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP130BMX100TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP130BMX100TCG reliable?
The price and inventory of NCP130BMX100TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP130BMX100TCG is usually 5 days.
3.What payment methods are accepted for NCP130BMX100TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP130BMX100TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP130BMX100TCG?
NCP130BMX100TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP130BMX100TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP130BMX100TCG?
For technical support, including NCP130BMX100TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP130BMX100TCG requirements.
6.How does Aetrix verify that NCP130BMX100TCG is sourced from the original manufacturer or authorized distributors?
All NCP130BMX100TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP130BMX100TCG meets industry standards.
7.What is the process for return or replacement of NCP130BMX100TCG?
All NCP130BMX100TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP130BMX100TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP130BMX100TCG part is unused and in its original packaging.
Return procedure for NCP130BMX100TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP130BMX100TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

