My Inquiry
My Account
onsemi NCP133AMX100TCG
- Part No.:
- NCP133AMX100TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP133AMX100TCG.pdf
- Description:
- IC REG LINEAR 1V 500MA 6XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,820
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP133AMX100TCG from onsemi is a 500 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering stable 1.00 V output with ±1.5% accuracy over temperature and ultra-low 140 mV dropout at full load - designed for noise-sensitive, space-constrained portable electronics including smartphones and camera modules.
For engineers reviewing the NCP133AMX100TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), active output discharge capability, XDFN6 1.2 mm × 1.2 mm package, and compatibility with 2.2 µF ceramic output capacitors without external compensation.
Technical Context
The NCP133AMX100TCG employs an NMOS pass transistor powered by a dedicated VBIAS supply (2.4–5.5 V), decoupling control circuitry from input rail limitations and enabling stable regulation even when VIN approaches VOUT. Its internal voltage reference is trimmed to ±0.5% at 25°C and maintains ±1.5% accuracy across −40°C to +85°C.
It integrates undervoltage lockout on VBIAS (1.6 V threshold with 0.2 V hysteresis), thermal shutdown (160°C trip, 140°C release), and current limiting (550–1000 mA). The EN pin supports logic-level ON/OFF control with 0.9 V high-threshold and 0.4 V low-threshold, and the device features active output discharge during disable mode - confirmed exclusive to "AMX" variants per datasheet Figure 2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.00 V - precisely trimmed and stable for core logic or I/O rail regulation in mobile SoCs. |
| Max Output Current | 500 mA - sufficient for powering low-power processors, sensors, or memory interfaces without thermal derating under typical PCB layout. |
| VIN Dropout Voltage | 140 mV typ. at 500 mA - enables operation with minimal headroom (e.g., 1.14 V input for 1.00 V output), critical for battery-powered systems near end-of-discharge. |
| VBIAS Range | 2.4 V to 5.5 V - allows use of higher-voltage auxiliary rails (e.g., 3.3 V or 5 V bias) independent of noisy or drooping main input. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures reliable voltage margining for 1.0 V digital domains across industrial temperature range. |
| PSRR (VIN) | 70 dB at 1 kHz - suppresses switching noise from upstream DC/DC converters feeding VIN, preserving signal integrity in RF or audio subsystems. |
| PSRR (VBIAS) | 80 dB at 1 kHz - rejects ripple on bias rail, preventing control-loop perturbation and output voltage modulation. |
| Output Noise | 40 µVRMS (10 Hz–100 kHz) - low enough for analog sensor front-ends or PLL power supplies where noise-induced jitter must be minimized. |
Pinout & Package
XDFN6 package (Case 711AT): 1.2 mm × 1.2 mm × 0.4 mm, thermally enhanced with exposed pad soldered to ground plane. Pin 1 = OUT, Pin 2 = NC (no connect), Pin 3 = EN, Pin 4 = BIAS, Pin 5 = GND, Pin 6 = IN.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (Pin 1) | Regulated output voltage node | Delivers clean, stabilized 1.00 V to load; requires direct connection to 2.2 µF ceramic capacitor with minimal trace inductance. |
| NC (Pin 2) | No internal connection | True no-connect - PCB trace may be routed but must not be tied to any net; no electrical function or thermal role. |
| EN (Pin 3) | Logic-enable control input | Active-high enable: drives regulator ON when ≥0.9 V; pulls output to GND via internal discharge FET when ≤0.4 V (AMX variant only). |
| BIAS (Pin 4) | Dedicated bias supply input | Powers internal reference, error amplifier, and control logic; must be ≥2.4 V and monitored by UVLO circuit (1.6 V threshold). |
| GND (Pin 5) | Power and signal reference ground | Primary return path for load current and bias current; exposed pad must be soldered to solid ground plane for thermal and EMI performance. |
| IN (Pin 6) | Main input voltage supply | Feeds NMOS pass transistor; operates from 0.8 V to 5.5 V, but dropout performance optimized when VIN ≥ VOUT + 0.3 V. |
Key Features
| Feature | Design Value |
|---|---|
| Active output discharge | Integrated pull-down FET discharges OUT to GND within microseconds upon EN deactivation - prevents floating voltage and unintended wake-up in battery-critical systems. |
| Ultra-low IQ in shutdown | 0.5 µA typical BIAS pin current in disable mode - extends shelf life and standby time in always-on IoT sensors or wearables. |
| Stable with small ceramic caps | Guaranteed stability with 2.2 µF effective output capacitance - eliminates need for large, costly tantalum or polymer capacitors in thin-profile designs. |
| Monotonic start-up | Controlled VOUT ramp limits inrush current - avoids voltage droop on shared input rails and prevents false resets in multi-rail systems. |
| High PSRR on both rails | 70 dB (VIN) and 80 dB (VBIAS) at 1 kHz - enables clean LDO operation even when fed from noisy switchers or unregulated battery sources. |
Applications
| Smartphone Core Rail | Camera Sensor Bias |
|---|---|
|
Use Scenario: Powering ARM Cortex-A series CPU cores requiring tightly regulated 1.0 V at up to 500 mA during burst processing. IC Role / Device Role / Timing Role: Post-regulator supplying final core voltage after primary buck converter; provides low-noise, fast-transient response for dynamic DVFS scaling. Use Value: 140 mV dropout preserves battery runtime at low SOC; ±1.5% accuracy ensures timing margins remain intact across temperature swings. |
Use Scenario: Delivering stable 1.0 V bias to CMOS image sensor analog front-end (AFE) and ADC reference circuits. IC Role / Device Role / Timing Role: Low-noise analog supply rail isolating sensitive pixel readout circuitry from digital switching noise on main SoC rail. Use Value: 40 µVRMS output noise and 80 dB VBIAS PSRR prevent fixed-pattern noise and SNR degradation in low-light imaging. |
| STB Memory Interface | Portable DVR I/O Supply |
|
Use Scenario: Regulating 1.0 V for DDR3L or LPDDR4 I/O buffers in set-top box applications with tight board area constraints. IC Role / Device Role / Timing Role: Dedicated I/O voltage source ensuring signal integrity for high-speed data buses; enabled/disabled synchronously with system sleep states. Use Value: Active discharge clears I/O lines before power-down, eliminating bus contention and meeting JEDEC ZQ calibration requirements. |
Use Scenario: Providing 1.0 V to video encoder ASIC and HDMI transmitter in handheld digital video recorders. IC Role / Device Role / Timing Role: Secondary LDO supporting high-bandwidth peripherals; co-located near connector to minimize trace inductance and EMI. Use Value: XDFN6 1.2 mm × 1.2 mm footprint saves >60% board area vs. SOT-23; 110 °C/W RthJA enables full 500 mA in compact enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar very low dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A1610DRBR | 500 mA, 1.0 V fixed, 170 mV dropout at 500 mA; single-rail (no VBIAS); 1.5 µA quiescent current in shutdown. | Lacks dual-rail architecture - unsuitable where VIN is unstable or too low for control circuitry; better for cost-sensitive, non-battery apps with clean input. | Select if board has stable ≥1.17 V input and no need for independent bias rail; avoid when VIN dips below 1.1 V or noise isolation is critical. |
| MCP1826T-1-002E/DB | 500 mA, 1.0 V fixed, 250 mV dropout at 500 mA; single-rail; 100 nA shutdown current; no active discharge. | No output discharge or VBIAS support - requires external circuitry for safe power sequencing; higher dropout reduces usable battery range. | Choose for ultra-low-IQ standby in always-on monitoring nodes; not recommended for smartphone/camera where fast discharge and low dropout are mandatory. |
Compared with TPS7A1610DRBR and MCP1826T-1-002E/DB, the NCP133AMX100TCG uniquely combines sub-150 mV dropout, dual-rail operation, and integrated active discharge - making it the only option among the three suitable for high-efficiency, space-constrained, battery-fed 1.0 V rails requiring controlled power-down behavior.
Availability
NCP133AMX100TCG is available at Aetrix Electronics and suitable for smartphone core rail regulation, camera sensor biasing, STB memory interface powering, and portable DVR I/O supply applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NCP133AMX100TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP133AMX100TCG belongs to onsemi's NCP133 family of dual-rail VLDO regulators - engineered specifically for battery-powered portable electronics demanding ultra-low dropout, low noise, and precise voltage accuracy in miniature packages.
FAQ
What is the output voltage tolerance of the NCP133AMX100TCG over temperature?
The NCP133AMX100TCG delivers ±1.5% output voltage accuracy across the full operating junction temperature range of −40°C to +85°C, with tighter ±0.5% tolerance specified at 25°C. This is verified per Electrical Characteristics Table on page 4 of the datasheet and ensures reliable operation for 1.0 V digital logic domains under thermal stress.
Does the NCP133AMX100TCG require an external resistor network to set its output voltage?
No, the NCP133AMX100TCG is a fixed-output variant delivering exactly 1.00 V without external components. Unlike adjustable versions (e.g., NCP133AMXADJTCG), it contains internal feedback resistors trimmed during wafer test - simplifying layout and eliminating resistor tolerance errors in the final design.
Is active output discharge supported on the NCP133AMX100TCG?
Yes, active output discharge is confirmed for the NCP133AMX100TCG. As stated in Figures 2 and 9 of the datasheet and the ordering table on page 9, all "AMX" suffix variants - including NCP133AMX100TCG - integrate an internal discharge FET that pulls the OUT pin to GND when EN is driven low, ensuring rapid, controlled power-down.
What is the minimum required VBIAS voltage for the NCP133AMX100TCG to operate correctly?
The NCP133AMX100TCG requires VBIAS ≥ 2.4 V to ensure proper operation of internal control circuitry. Per the Electrical Characteristics table (page 4), the VBIAS operating range is (VOUT + 1.40 V) ≥ 2.4 V to 5.5 V - for 1.00 V output, this means VBIAS must be ≥ 2.4 V, with optimal performance above 2.7 V as used in characterization conditions.
Can the NCP133AMX100TCG be used with a 1 µF input capacitor and 2.2 µF output capacitor?
Yes, the NCP133AMX100TCG is characterized and guaranteed stable with CIN = 1 µF and COUT = 2.2 µF ceramic capacitors, as specified in the Electrical Characteristics test conditions (page 4) and Applications Information (page 7). These values meet the device's stability requirements without additional compensation components.
NCP133AMX100TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP133AMX100TCG FAQ
1.How can I place an order for NCP133AMX100TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP133AMX100TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP133AMX100TCG reliable?
The price and inventory of NCP133AMX100TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP133AMX100TCG is usually 5 days.
3.What payment methods are accepted for NCP133AMX100TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP133AMX100TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP133AMX100TCG?
NCP133AMX100TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP133AMX100TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP133AMX100TCG?
For technical support, including NCP133AMX100TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP133AMX100TCG requirements.
6.How does Aetrix verify that NCP133AMX100TCG is sourced from the original manufacturer or authorized distributors?
All NCP133AMX100TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP133AMX100TCG meets industry standards.
7.What is the process for return or replacement of NCP133AMX100TCG?
All NCP133AMX100TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP133AMX100TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP133AMX100TCG part is unused and in its original packaging.
Return procedure for NCP133AMX100TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP133AMX100TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
