onsemi NCP133AMX180TCG
- Part No.:
- NCP133AMX180TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCP133AMX180TCG.pdf
- Description:
- IC REG LINEAR 1.8V 500MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,341
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP133AMX180TCG from onsemi is a 500 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS rail, delivering a fixed 1.80 V output with ±1.5% accuracy over temperature. It features ultra-low 140 mV dropout at 500 mA load, 80 µA typical bias current, and integrated active output discharge - optimized for noise-sensitive, space-constrained portable power rails such as smartphone core logic or camera sensor I/O supplies.
For engineers reviewing the NCP133AMX180TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN + VBIAS), guaranteed stability with 2.2 µF ceramic output capacitance, thermal shutdown at 160°C, and XDFN6 1.2 mm × 1.2 mm package compatibility with high-density PCB layouts.
Technical Context
The NCP133AMX180TCG employs an NMOS pass transistor architecture powered by a dedicated VBIAS supply (2.4–5.5 V), decoupling control circuitry from input rail noise and enabling stable regulation even when VIN approaches VOUT. Its internal voltage reference maintains 0.5% initial accuracy at 25°C and ±1.5% over −40°C to +85°C.
It integrates logic-level enable (VEN(H) = 0.9 V), under-voltage lockout on VBIAS (1.6 V threshold with 0.2 V hysteresis), and active output discharge activated during disable mode - a feature confirmed exclusive to the "AMX" series variants including NCP133AMX180TCG per Figure 2 and ordering table.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.80 V ±1.5% over −40°C to +85°C - ensures precise core voltage for 1.8 V I/O domains without external feedback components. |
| Max Output Current | 500 mA continuous - supports moderate-power digital loads like image signal processors or USB PHYs. |
| VIN Dropout Voltage | 140 mV typ. at 500 mA - enables operation with minimal headroom (e.g., 1.94 V input for 1.80 V output), critical in battery-powered systems. |
| VBIAS Operating Range | 2.4 V to 5.5 V - allows use of shared system rails (e.g., 3.3 V or 5 V bias) independent of noisy switching converter outputs. |
| Bias Input Current | 80 µA typ. - minimizes quiescent power draw from bias rail, extending battery life in always-on subsystems. |
| PSRR (VBIAS to VOUT) | 80 dB at 1 kHz - suppresses noise coupling from bias supply into regulated output, essential for analog/RF subsystems. |
| Stability Capacitor | Stable with 2.2 µF ceramic output capacitor - eliminates need for large tantalum or electrolytic caps, reducing board area and cost. |
Pinout & Package
XDFN6 package (Case 711AT), 1.2 mm × 1.2 mm × 0.4 mm, thermally enhanced with exposed pad soldered to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage node | Delivers stable 1.80 V to load; connects directly to local ceramic decoupling capacitor. |
| 2 - NC | No connect (true open) | Not internally bonded; PCB trace routing permitted but no electrical function. |
| 3 - EN | Logic-level enable input | Active-high control: ≥0.9 V enables regulator; ≤0.4 V disables with active discharge engaged. |
| 4 - BIAS | Dedicated bias supply input | Powers internal reference and control circuits; must be ≥2.4 V and monitored by UVLO. |
| 5 - GND | Power and signal ground reference | Common return for IN, OUT, EN, BIAS; exposed pad must be soldered to PCB ground plane. |
| 6 - IN | Main input voltage supply | Provides power to NMOS pass element; operates from 0.8 V to 5.5 V with ultra-low dropout. |
Key Features
| Feature | Design Value |
|---|---|
| Active output discharge | Integrated pull-down FET discharges OUT pin when EN = low - prevents floating voltage and ensures clean power sequencing in multi-rail systems. |
| Dual-rail architecture | Separate VIN and VBIAS inputs isolate noise-sensitive control circuitry from input rail ripple - improves PSRR and transient response. |
| Ultra-low IQ in shutdown | 0.5 µA typical VBIAS current in disable mode - reduces standby power loss in battery-backed subsystems. |
| Monotonic start-up | Controlled VOUT ramp limits inrush current - avoids voltage droop on shared input rails during power-on. |
| Thermal protection | Auto-recovering shutdown at 160°C junction temperature - prevents permanent damage during overload or poor heatsinking. |
Applications
| Smartphone Application | Camera Module Power |
|---|---|
|
Use Scenario: Powering 1.8 V I/O interface of application processor or baseband SoC in compact smartphone PCBs. IC Role / Device Role / Timing Role: Post-regulator supplying clean, low-noise 1.8 V rail downstream of a buck converter, with fast enable/disable for power domain control. Use Value: 80 dB VBIAS-to-VOUT PSRR rejects noise from shared 3.3 V bias rail; 140 mV dropout extends battery runtime at end-of-discharge. |
Use Scenario: Providing regulated 1.8 V supply to CMOS image sensor I/O and ISP interface in mobile cameras. IC Role / Device Role / Timing Role: Low-noise linear regulator ensuring stable voltage during high-speed data capture, with active discharge preventing ghost power during sleep mode. Use Value: 40 µVRMS output noise (typ.) preserves analog signal integrity; 2.2 µF ceramic stability simplifies layout in tight camera module space. |
| STB Audio Codec Supply | DVR Memory Interface |
|
Use Scenario: Delivering quiet 1.8 V bias to audio codec I/O buffers in set-top boxes where EMI sensitivity is high. IC Role / Device Role / Timing Role: Noise-suppressing LDO placed adjacent to codec IC, using separate VBIAS to avoid coupling from noisy digital supply rails. Use Value: Dual-rail design isolates reference circuitry from VIN ripple; ±1.5% output accuracy ensures consistent ADC/DAC performance across temperature. |
Use Scenario: Powering 1.8 V DDR I/O supply in digital video recorders requiring reliable memory interface voltage during burst writes. IC Role / Device Role / Timing Role: High-current (500 mA) VLDO with fast turn-on (<150 µs) supporting dynamic power gating of memory subsystems. Use Value: 500 mA capability handles peak DDR I/O current surges; monotonic start-up prevents bus contention during warm reset sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2018PDBVR | Single-rail (VIN only), 300 mA, 1.8 V fixed, no VBIAS input or active discharge. | Lacks VBIAS isolation and output discharge - unsuitable for noise-critical or strict power sequencing designs. | Choose only if bias rail sharing is unnecessary and 300 mA suffices. |
| NCP114AMX180TCG | Same manufacturer, 300 mA rating, identical 1.8 V fixed output and XDFN6 package, but no active discharge. | Lower current capacity and missing discharge function limit use in high-surge or multi-rail sequencing scenarios. | Select when cost optimization is prioritized and 500 mA headroom or active discharge is not required. |
Compared with TPS7A2018PDBVR and NCP114AMX180TCG, the NCP133AMX180TCG uniquely delivers 500 mA output with dual-rail noise isolation and guaranteed active discharge - making it the only option among the three qualified for high-fidelity portable power domains requiring both current headroom and controlled power-down behavior.
Availability
NCP133AMX180TCG is available at Aetrix Electronics and suitable for smartphone power management, camera module regulation, and STB audio codec supply requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NCP133AMX180TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and consumer markets.
The NCP133AMX180TCG belongs to onsemi's NCP133 family of dual-rail VLDO regulators, engineered specifically for noise-sensitive, space-constrained portable electronics requiring precision low-voltage rails with robust power sequencing.
FAQ
What is the maximum input voltage for the NCP133AMX180TCG?
The NCP133AMX180TCG supports an absolute maximum input voltage (VIN) of 6 V, with recommended operating range up to 5.5 V. Exceeding 6 V risks permanent device damage per Absolute Maximum Ratings. For reliable operation, VIN should remain within 0.8 V to 5.5 V, and maintain at least 140 mV above 1.80 V output under full 500 mA load to ensure regulation.
Does the NCP133AMX180TCG require an external resistor divider for output voltage setting?
No, the NCP133AMX180TCG is a fixed-output variant delivering 1.80 V without external feedback components. Pin 2 is a true no-connect (NC), confirming it lacks ADJ functionality. Only adjustable versions like NCP133AMXADJTCG require R1/R2 resistors - the NCP133AMX180TCG achieves its 1.80 V output via internal trimming, verified to ±1.5% over temperature.
Is active output discharge enabled by default on the NCP133AMX180TCG?
Yes, active output discharge is a built-in feature of all NCP133AMXxxxTCG devices, including the NCP133AMX180TCG. When the EN pin is driven low (≤0.4 V), an internal FET pulls the OUT pin to GND, discharging external capacitors. This behavior is confirmed in Figure 2 and the ordering table footnote specifying "Output Active Discharge" for the AMX series.
What is the minimum required VBIAS voltage for the NCP133AMX180TCG to operate correctly?
The NCP133AMX180TCG requires VBIAS ≥ 2.4 V to operate, with a typical minimum of (VOUT + 1.40 V) = 3.20 V for optimal performance. The device incorporates under-voltage lockout (UVLO) on VBIAS with 1.6 V threshold and 0.2 V hysteresis - if VBIAS drops below ~1.4 V, regulation ceases and the part enters shutdown. Stable operation demands VBIAS between 2.4 V and 5.5 V.
Can the NCP133AMX180TCG be used with a 1 µF input capacitor and 2.2 µF output capacitor?
Yes, the NCP133AMX180TCG is characterized and guaranteed stable with CIN = 1 µF and COUT = 2.2 µF ceramic capacitors, as specified in the Electrical Characteristics test conditions and Applications Information section. These values meet the device's stability requirements across temperature and load, eliminating need for larger or specialized capacitor types.
NCP133AMX180TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP133AMX180TCG FAQ
1.How can I place an order for NCP133AMX180TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP133AMX180TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP133AMX180TCG reliable?
The price and inventory of NCP133AMX180TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP133AMX180TCG is usually 5 days.
3.What payment methods are accepted for NCP133AMX180TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP133AMX180TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP133AMX180TCG?
NCP133AMX180TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP133AMX180TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP133AMX180TCG?
For technical support, including NCP133AMX180TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP133AMX180TCG requirements.
6.How does Aetrix verify that NCP133AMX180TCG is sourced from the original manufacturer or authorized distributors?
All NCP133AMX180TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP133AMX180TCG meets industry standards.
7.What is the process for return or replacement of NCP133AMX180TCG?
All NCP133AMX180TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP133AMX180TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP133AMX180TCG part is unused and in its original packaging.
Return procedure for NCP133AMX180TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP133AMX180TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

